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Summary
This Thesis which is submitted for the Higher Degree 
of Doctor of Philosophy is concerned with research into 
the Matrix Digital Differential Analyser (M.D.D.A.) which 
was carried out in the period October 1972 to October 1976.
An introduction to Digital Differential Analyser (D.D.A.) 
is given using the results of a liturative search in 
chapter one.
The developmental history of the D.D.A. from its beginnings 
in the early 1950’s to the present day is covered.
This is followed by a chapter on the Extention of Incre­
mental Techniques to Matrices. A mathematical justifica­
tion is given for the operations performed on IVhtrices 
by the~ M'.D.DtA. The integration algorithms as applied to 
Matrices are also dealt with.
Using-this information a Matrix Digital Differential 
Analyser was postulated.
Simulations were carried out using a General Purpose 
Computer to check the performance of the M.D.D.A. inte­
gration algorithm.
Chapter three describes the design of the M.D.D.A. It was 
designed to demonstrate the feasability of constructing 
an M.D.D.A. whilst keeping system complexity as low as 
possible.
The overall system as well as the paper tape interface 
is also described.
The detailed design and construction of the M.D.D.A. 
Integrator is covered in Chapter four.
Subsystems which comprise the Integrator have their 
overall design and operation described.
Similarly chapters five and six do the same for the M.D.D.A 
Multiplier and M.D.D.A. Output unit.
The use of an M.D.D.A. to solve Linear Differential 
Equations is illustrated in chapter seven.
A method of problem scaling is described using an example 
and also a way of solving Simultaneous Linear Differential 
Equations.
Chapter .eight is the results chapter, the solutions to a 
number of well known Linear Differential Equations obtained 
using the M.D.D.A. are compared with the analytic solutions
The results are then analysed and the solution accuracy 
considered.
A final chapter is then used to consider a number of the 
limitations of the structure of the current M.D.D.A., and 
to suggest improvements which would lead to a M.D.D.A. 
with a superior performance.
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CHAPTER ONE .
Introduction to the Digital Differential Analyser (D.D.A.)
1.1 Summary
Before introducing the Digital Differential 
Analyser it is necessary to review the other 
machines available for the solution of differ­
ential equations.
The analogue computer is mentioned only for 
completeness as the Mechanical Differential 
Analyser is a much closer relation to the D.D.A. 
than the Electronic Differential Analyser.
Numerical Integration algorithms are also very 
briefly reviewed.
The rest of the cnapter is concerned solely with 
the Digital Differential Analyser (D.D.A.) with 
sections on an introduction to D.D.A.’s integra­
tion algorithms, on error analysis, programming 
problem scaling and applications.
1.2 Analogue Computer
2
The Electronic Analogue Computer consists of a 
number of different types of computing element 
which can be interconnected to solve integral and 
differential equations.
Solution variables are usually represented by 
voltages in the range - 100 volts for valve based 
machines or - 10 volts for transistor machines.
The interconnections between computing elements 
are usually made via a patch panel that is demount­
able so that a number of users may each keep a 
programmed panel (s.).
An analogue computer is equipped with a number of 
basic computing elements namely:- Integrators,
Summing Amplifiers, Sign inversion amplifiers and 
Potentiometers. More comprehensive machines are 
also equipped with Function Generators and Multipliers.
The first three types of element mentioned are usually 
combined in a general purpose computing element 
based on an operational amplifier and provided with 
a-means of setting initial conditions for when it is 
being used as an integrator.
An operational amplifier which is to be used for 
the above purpose must have high voltage gp.in, large 
bandwidth, near zero phase shift over the range of
frequencies for which it is to be used, high input imped­
ance, low output impedance and low drift of characteristics
with time and temperature.
Consider the integrator shown in figure 1.1 
Por a capacitor i = (1)
Por infinite input impedance of the operational 
amplifier
im - i F (2)
Vi - Va = Cd (Va - Vo) (3)
Ri
but Va = - Vo/M (4)
Vi + Vo = - Ri d (Vo + Vo) (5)
M dt M
When M  -7- oO the above equation becomes
Vi ^  - RiC d(Vo) (a\
dt ^0 '.
dVo = - Vi
dt RiC (7)
Integrating with respect to t we get
Vo = -1 TVi + Vo (t=0) (8)
RiC)
o
The gain of the integrator is given by G= 1 = 1  (9)
RiC 7
where T  = RiC and is called the integrator time 
constant.
The following are sources of error for the integrator.
1) Finite gain of the operational amplifier
2) Finite input impedance of the operational amplifier
3) Finite bandwidtn of the operational amplifier
4) Dc drift of amplifier output with time and temperature
5) Passive component tolerances
6) Passive component values changing with time and temp­
erature .
7) Multiple time constants due to capacitor dielectric
Consider tne summing amplifier in figure 1.1 
For infinite operational amplifier input impedance
V1 - Va + V 0 - Va + - Va = Va - Vol d. o
        (11)
which gives
Vi + V2 + V 3 = Vo - 1 - 1 1 + 1 + 1 + 1 (13)
which when M 
gives
The following are sources of error for the summing 
amplifier.
5‘
1) Finite operational amplifier gain
2) Finite input impedance of the operational amplifier
3) Finite amplifier bandwidth
*1) Dc drift of the amplifier output voltage with
temperature and time
5) Passive component tolerances
6) Passive components changing value with tempera­
ture and time
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Potentiometers are used to provide fractional positive
1O-Av-, - : 1' : I . / -
gains, they usually consist of a multiturn helical cnn-
f .
struction. They are set by a balancing technique, which 
takes into account the loading effect of signal inputs, 
against a master potentiometer.
1.3 Use of an Analogue Computer to solve a Second 
Order Damped Differential Equation.
Consider d 2y + Ady + Cy = 0 (15)
dt2 dt
where J AI and ICI are less than one, the initial
value of y is y.(o) and the initial value of dy is
dt
zero.
d2y = -Ady - Cy
^ 2 (16) dt dt
let y(o) = 100 volts
See figure 1.3 for integrator interconnections.
ma‘
45
For furtner infor tion see Hartley1 and also
Bell and G?iffin
1.4 Hybrid Computers
By connecting an analogue computer to a general 
purpose computer a powerful computing macnine is 
produced. Tne general purpose computer is used 
for control and such numerical problems as problem
scaling and computing the values of variables that 
change slowly.
For the G.P. computer to control the analogue compu­
ter interface circuits are needed so that the logic 
signal can switch analogue signal voltages. Digital 
to Analogue converters (DAC’s) and Analogue to 
Digital Converters (ADC’s) are needed so that both 
computers can communicate signal values.
Hybrid computers are used for such purposes as 
system simulations so that system performance can 
be evaluated without constructing the system.
An introduction to Hybrid Computing techniques can
. 45be found m  Bell and Griffin .
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1.5 'Nuirierical Int e gration
Since the development of the general purpose computer 
much work has been done by researchers into the devel­
opment of Numerical Integration Algorithms.
The numerical Integration problem readily splits into 
two parts, the evaluation of Definite Integrals and 
the evaluation of Indefinite Integrals or the Solution 
of Differential Equations.
rb (17)
I = f(x) dx = ^(x ) I(x ) = initial
dx condition
or I(x) = I(x)'+J* f(x)dx (18)
xo
definite Integral Indefinite Integral
1.6 Algorithms for evaluating Definite Integrals
40 .Pox and Mayers in chapter 9 give an introduction
to the problem of evaluating Definite integrals
and some of the pitfalls that can be encountered
such as algorithms which give consistantly the wrong
value, for a given integral. There are a number of
algorithms or formulea which can be used, one group
of these are known as the Newton-Cotes formulea.
This group includes Simpsons and the Trapezoidal rules.
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1.6.1 'Trapezoidal Rule
= / ¥  
J x^=
f (x)dx = |h (^0 + ^ )  + E1 (h) (19)
o 3
where h is the interval
•Z
and E(h) is a correction and equals -lh f!l(£)
To.
where a £ £  —  b .
neglecting the correcting term the rule becomes 
for n samples
I = h(if0+f1 ..... +fn_1 + l f n ). (20)
1.6.2 Simpsons Rule
=b ,
1 f(x)dx = ±h ( ^ + 4 ^ + ^ )  +E(n) (21)I =
y Xo =a
where h is the interval
n equal to -
90
and E(h) is a correctio 1 h^ flv(£)
where a ^  £ ^ b
neglecting the correcting term the rule becomes ■ 
for n samples
I ^ h  (f0+ 4fx + 2f2 + ..... +2f2n_2 + 4f2(W +f2n)
(22)
It can be seen from the above that Simpsons rule 
is more accurate than the Trapezoidal rule.
Algorithms for evaluation of the Indefinite Integral
Much work has been done by researchers into developing 
suitable algorithms for the solution of Differential 
Equations.
3 3 36 .Benyon and Martens m  their papers review a number
of algorithms such as Runge Kutta and Adams Moulton.
Accuracy and stability of the various algorithms is 
compared as well as computation times.
Runge Kutta is a single step method which uses predic­
tion based on the derivative of the Integrand.
Forth Order Runge Kutta for a first order equation is 
as follows.
y' = f(x,y)
Kx = hf(xr ,yr )
K2 = hf(xr+!h , yr+sK|)
Kj = hf(xr+Jh, yr+ 2 K2 )
K4 = hf(xr +h, yr+K3)
Yr+1 = 1> 4 ( ki +2K2+2K3+K4 )
40 . 35 28Chapter 10 of Fox and Mayers a Gill and Anderson
in their papers give further information on Runge 
Kutta and allied algorithms as well as other inte­
gration algorithms.
(2 2)
(23)
(24)
(25)
(26) 
(27)
1.8 ' The Mechanical Differential Analyser
This type of computing machine was first conceived 
by Lord Kelvin but it was not possible at the time 
to construct such a machine.
The principles of the Mechanical Differential 
Analyser were rediscovered by Dr Yanevar Bush who 
with his associates completed a machine in 1931.
Sixth order differential equations could be solved 
by the Bush Machine.
tU
In this country work on* Mechanical Differential 
Analyser was done at Cambridge and Manchester during 
the period 1 9 3 5  to 1939.
Two eight integrator machines were produced, part 
of the Manchester Machine can now .be seen in the 
computing gallery of the Science Museum.
Consider the wheel and disk integrator shown in 
figure 1.5.
When the shaft x rotates through £x radians, the 
disk under the wheel moves through y<£x units of 
length.
The radius of the wheel is w.
Thus the output shaft moves through an angle Sz.
fe = f  k  ' (28)
The value of Y is accumulated using the lead screw 
therefore the equations of operation are as follows
dz = Ydx (29)
Y =
42 .Shannon m  his paper has produced a jnathematical theory 
of the Differential Analyser which is applicable to the 
Digital Differential Analyser.
This paper covers differential equation solvability 
function generation and solution of systems of equatitions
Amble working in the same period produced a set of inte­
grator schematics which are also applicable to the 
Digital Differential Analyser.
These schematics cover function generation and servo loops
2and some of them can be found m  Sizer
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1.9 The Digital Differential Analyser
13
In the nineteen-fifties and early sixties it became
the purpose of realtime simulation and airborn 
navigation as the available general purpose computers 
were too large, too slow and consumed too much power.
The first machines had one arithmetic unit and were 
based around a magnetic drum store. These machines 
were sequential D.D.A.’s that is each D.D.A. inte­
grator was processed in turn.
The D.D.A. in its most basic form is a digital ana­
logue of the Mechanical Differential Analyser prev­
iously mentioned.
Equations of Operation
necessary to develop a special purpose computer for
Y = f dy
dz = Kydx
* = 2v±
iz = p i  y X (31)
(30)
where K is some 
constant
where n is number of 
digits in the R register
r is the radix of operation
Mechanical Differen­
tial Analyser
Digital Differential Analyser
1.9.1 Incremental Transfer
i •+
In the types of Digital Differential Analyser 
considered data transfer is incremental in form 
that is it consists of first order differences 
of one or more bits; machines have been post­
ulated which would use whole word data transfer, 
see reference.
Consider figure 1.4 it can been seen from this 
that the ith value of Y that is can be formed 
by adding all the increments from n = o to n plus 
the initial condition.
Urom this point unless specifically mentioned 
when incremental transfer is considered the incre­
ments will be constrained to the values plus one 
quantum, minus one quantum or zero.
Consider figure 1.6 which shows a simple integrator 
which integrates with respect to time. The integral 
is formed by accumulating the current value of the 
integrand at every sampling period. The I register 
which contains the current value of integral is a 
longer register than the Y register which holds 
the current value of the integrand, such that it 
does not overflow.
Y n
(32)
n=o
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Now consider figure 1.7 where the I register has been
*
split into two parts I and R, the Integrand is added 
at every sampling instant into the R register which 
overflows into the I register which accumulates the 
overflows. The numbers in this example are held in 
twoTs complement representation.
*
The register I can be replaced by the Y register of 
the next integrator down the line.
Consider figure 1-3 which is an integrator which can 
integrate with respect to an independent variable x. 
When the increment of x is plus one the contents of 
the Y register are added to the R register. When it 
is minus one the contents of the Y register are sub­
tracted from the R register. . When it is zero the con­
tents of the Y register are not added to the R register
It can been seen for the arrangement shown that the 
contents of the R register is always an unsigned number
The sign of the increment transferring from the R 
register to the next Y register is computed from the 
sign of Y and the sign of dx.
sign of Y sign of dx sign of dZ
+ + +
+ - -
- + -
- - +
This integrator uses the Euler integration algorithm.
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1.9.2 Time' Constant of Integrator
16
This is defined as the number of samples required 
for the R register to overflow from zero initial 
condition, with the contents of the Y register 
set to one quantum.
Therefore for an n bit R register 2n samples 
are required for overflow.
T  = 2n 1 ^  (33)
where I is the integrator time constant 
^  is the sampling period 
f = i is the sampling frequency
v - h
1 ~ f
I P  1 The Gain of the integrator G=— = ^
r  2 2n Js
(34)
The integrator described suffers from three
sources of error which are as follows
1) Truncation error due to using an imperfect 
integration algorithm.
2) Round off error due to the integrator R 
register.
3) Quantization error due to all the varying 
quantities changing in discrete steps.
For the integration algorithm used the Trunca­
tion error for a scaled problem can never exceed 
one quantum step.
17
The round off error depends on the intial value 
of the contents of the R register but can never 
exceed one quantum, step.
1.9.3 Use of a P.P.A. integrator as a potentiometer
If a constant is placed in the Y register of an 
integrator and an input signal is connected to 
the dx input, every time dx takes the value plus 
one quantum, the contents of the Y register are 
added to the R register (or subtracted when dx 
takes a negative value).
Consider the content of the Y register to be 
+0.5 and the input to dx to be positive only.
Thus if the R register starts with a zero ini­
tial condition, it will overflow every second 
sample of dx, therefore the output of the inte­
grator will be
dz = 0.5 dx (35)
or in the general case dz=Fdx where F is the 
fraction in the Y register. There is, however, 
time delay between .z and x.
Further introductory information about the incre­
mental Digital Differential Analyser can be
2
obtained from the following references. Sizer
3 ^in a two part paper by Owen, Partridge and Sizer 5 
and in a further paper by Owen, Partridge and Sizer .
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1.9•  ^ Solution of a linear Second order Differential
equation on a P.P.A.
Consider d2y + Ady + By=0 
dt2 dt
(36) where A and B 
are fractional 
constants
d2y = -Ady - By (37)
dt dt
d /dy\= -Ady - By (3 8 ) 
dt\dt/ dt
dy = -Ady - Bydt (39) 
dt
The schematic for this equation can be seen 
in figure 1-9 : note the circled integrator 
outputs indicate sign inversion.
This concludes tne general introduction 
to the Digital Differential Analyser, the rest 
of the chapter will deal with various aspects 
of the D.D.A.
1.10.0 P.P.A. Integration Algorithms
In the period since the inception of P.P.A. 
development number of improvements to the basic 
Euler integration algorithm have been suggested 
by a number of workers in the field.
These improvements have either concerned the 
numerical integration algorithm or the method 
of data transfer. One of the first improvements 
to be suggested was the inclusion of integral 
potentiometers within the integration elements 
of the P.P.A.
This has the advantage of reducing the number 
of processing delays within a particular P.P.A. 
interconnection. Some P.P.A. interconnections 
can produce incorrect solutions because of the 
process delays through the integrators.
An example of this is a pair of integrators using 
the Trapezoidal integration algorithm being 
used to form a Sin-Cos loop, the solution of 
which is stable, if a potentiometer is added 
to the interconnection to reduce the frequency 
of the solution, the solution becomes unstable 
due to the extra time delay incurred.
If, however, integral potentiometers are used 
the solution is stable.
Potentiometers can either be combined with the 
inputs of an integrator or with the outputs.
An input potentiometer works in the following 
way. Consider figure l.^O 9 every time dy takes 
the value of one quantum the fraction K held 
in the constant register is added to the exten­
ded Y register, similarly every time it takes 
a negative value the fraction K is subtracted 
from the Y register, when dy is zero the contents 
of the Y register are held constant.
Thus the value accumulated in the Y register is 
KY instead of Y.
Bywater^  and Bywater with Lovering1  ^ have sug­
gested and implemented a scheme for combining 
potentiometers with the outputs of D.D.A. inte­
grators using four bit data transfer words.
This method has the disadvantage of requiring 
additional R registers and other logic for 
extra scaled outputs.
The main performance limitation of any D.D.A. 
using ternary transfer as previously described 
is that of slew rate.
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Slew rate and Precision
The output of an integrator has a maximum possible rate 
of change which is determined by the number of bits in 
the increment, the number of bit positions in the R 
register, and the number of increments per second 
(i.e. the iteration rate).
The iteration rate is normally made as high as possible.
For a high slew rate the increment should be a large
fraction of the R register capacity. For high preci­
sion however the increment should be a small fraction 
of the R register capacity.
The high precision and high slew rate may be combined
if the increments are in the form of multibit words 
(word dz) as suggested by JYbGhee and Nilsen*^. They 
showed that the optimum number of bits, in the word dz 
is half the R register capacity and that the round off 
error decreases by half for each extra bit in the dz 
word.
Though attractive multibit transfer requires a large 
number of interconnections in a D.D.A. and necessitates 
the use of digital multipliers for potentiometers oac| 
o/Y integrators OA-Wnivan arbitrary variable/;. -
Multibit transfer machines have been built, e.g. Bywater 
19and Lover m g  but the number of bits m  the data trans­
fer word has been kept low for the above reasons and 
much less than the optimum number suggested by McGhee 
and Nilsen10.
In order to increase the effective length of the dz
word whilst constraining the interconnection problem 
20Bywater suggested a D.D.A. using second order diff-
21
erences. L o v e n n g  and Bywater describe a sixty-four 
element incremental computer using second order differ­
ences which are constrained to the values plus two, 
minus one, zero, minus one and minus two increments.
Each element can perform integration with respect to 
time, integration with respect to an independent vari- 
able} summation and multiplication.
Integration with respect to time is performed using a 
slope prediction algorithm with a trapezoidal correc­
tor while a simpler slope predictor is used for inte­
gration with respect to an arbitary variable.
17 . .Bywater suggests a method of recasting integration
fcke. , .
algorithms such as*'Adams algorithm, this method is used
in the above reference.
g
Philokyprou and Halatsis survey a number of floating 
point and multibit increment data transfer techniques 
and compare solution errors for the various methods,
obtained by computer simulations of a first order and a 
second order D.D.A. interconnection.
They suggest that on the basis of the results gained 
from the simulations that the dynamic increment D.D.A. 
is the best all purpose D.D.A. structure.
22 27 .Baker 5 m  a number of papers shows that solution 
round-off errors can be reduced by modifying the register 
transfers used in D.D.A. integration algorithms.
1.11.0 D.D.A. Error Analysis 24
There are three main sources of error in a D.D.A., 
they are as follows
1) Quantization error due to variables changing 
in discrete steps.
2) Truncation error due to imperfect integration 
algorithms.
3) Round-off error due to finite register lengths.
It should be noted that different authors give 
these errors different names e.g. Baker calls 3) 
truncation error while Bakei] Halkala and Ojala 
call 2) discretization error. There are two 
other sources of error in D.D.A.'s, sign rever­
sal of the independent variable due to using 
integrators with uncorrected R registers and 
interconnection error which concerns the order 
in which the integrators are processed in a 
sequential D.D.A.
34Gilbert gives an introduction to Z transform 
analysis and to the use of the transform in 
the analysis of integration algorithms.
0 -zQ
Sizer and Monroe^ also give introductions 
to Z transform analysis and the use of the 
transform in computing the magnitude of trun­
cation error and solution stability.
Turtle"^ uses statistical methods to analyse the 
round-off error occurring in a ER D.D.A. (High 
Resolution Digital Differential Analyser) and 
compute error bounds. It is also shown that 
the round*-0Tf error is uncorrelated with the in­
put to the integrator. The round-off error for 
an exponential generator is also analysed.
9
Halkala and Ojala analyse the effect of the quan­
tizer inherent in every D.D.A. integrator and give 
the error bounds for the round-off error produced 
by symmetric and symmetric quantizers. They found 
that the asymmetric quantizer which exists in the 
standard D.D.A. integrator produces round-off 
error which is greater or equal to zero and less 
than one quantum step.
The symmetric quantizer produces a symmetrical round­
off error slightly less than plus minus one half 
of a quantum step.
However, other authors such as Owen show that an 
integrator using an asymmetric quantizer can be 
made to have a symmetrical round-off error identical 
to that produced by a symmetrical quantizer by 
initialising the R register to half its overflow 
capacity.
Me Gnee and Nilsen1^ show that as the number of bits 
is increased in the output increment the roundoff error 
decreases in magnitude by a factor of two for every extra 
bit.
They have also shown that the optimum length for the 
integrator output increment is half the length of the 
R register.
22 27 . .Baker , in a number of papers has shown by modifying
the register transfers required to perform integration
the errors due to roundoff can be partially supressed.
23Baker has also used State Space techniques to compute 
the upper bounds of round-^ff error whilst ignoring 
truncation error.
Ifcom. the results obtained Baker suggests that it is 
possible to produce solutions in which the quantization 
error dominates the solution error by supressing the 
roundoff error.
1.11.2 Truncation Error 27
As previously mentioned truncation error is due 
to imperfect numerical integration algorithms, 
that is the Taylor series of the integral, which 
is infinite, is truncated. .
2
Owen analyses a Euler integrator which uses 
ternary data transfer, for both roundoff and 
truncation error and thus shows that the trunc­
ation error can never be greater than one 
quantum.
7 . .
Turtle analyses truncation error by using Z 
transform methods to derive a D.D.A. integrator 
model. A measure of the truncation error for 
a D.D.A. exponential generator is obtained by 
comparing the results with those obtained by 
a theoretical analogue function generator.
9Hakkala and Ojala derive models of multi- 
increment D.D.A. integrators for a number of 
numerical integration algorithms using Z 
transforms.
The magnitude of the truncation error for a 
number of linear D.D.A. connections is computed 
and comparisons made between predicted and 
actual truncation errors. Me diee and N i l s e n ^  
using the harmonic equation as an example show
that for Euler integration, that significant 
improvements in D.D.A. performance cannot be 
obtained without using more accurate integration 
algorithms and that in order to increase solution 
accuracy both the increment word length must be 
increased and a more accurate integration algor­
ithm used.'
However, for a simultaneous D.D.A. using the
oKortfc kiri
Euler integration^he harmonic equation is un­
stable whilst the D.D.A. solution obtained using 
a trapezoidal algorithm is stable thus in this 
case benefits can be obtained in changing to a 
more complex integration algorithm without 
changing output increment word lengths
1.12.0 Programming Simultaneous D.D.A.s
Using the Z transform technique used to perform 
truncation error analysis it is possible to 
compute the results for some simple linear D.D.A. 
interconnections provided it is remembered that 
roundoff error is not taken into account.
In some D.D.A. interconnections it is possible 
for the two sources of error to balance them­
selves out. Thus in practise it is possible to 
produce results that are different to those 
predicted by the theory.
1.12.1
For examples of D.D.A. interconnections see ^
2 . 32 .Sizer Chapter 3 and especially Forbes which
contains a large number of D.D.A. interconnections
from simple solutions of differential equations
to computations involving complex numbers.
First Order Differential Equation
Consider the equation dy = - ay (^0)
dt
where |al <1 and the initial value of y is y(o)
(40) becomes dy = -ay dt (4l)
This used to establish the D.D.A. interconnection. 
Using an Euler integrator with input potentio­
meters the transfer function of the integrator
G( z) = T sK z
( z-i) z (43)
where is the sampling period 
K is the integrator gain
K = T ^ f s
let the gain K be set to one by using a sampling
period of 2“n .
Combining equations
G (z) - 7s (A)
z-1
integrating equation 40 we get
Y = -a ly dt + y(o) (B)
Taking Z transforms and using (A) as the Z 
transform of the integration operator
y = y(o)Ts (49) c
z-(1-aYs)
where B is smaller than a
Thus the solution is always in error, however
when the interconnection is being used as a
function generator the solution can be forced to
that which is desired by adjusting the value 
"58
of a (Monroe ).
let e = (1-aTs)
B = -1 loge (1-aYs) 
fs
(D)
y =
Taking inverse Z transforms
—Rt
The solution is y=y(o)e (F)
jjampeu. oeuunu urucr u ±i iereni/ iai aquation
d2y + Ady + By = 0 (44)
dt2 dt
where |A|<1
|B|<.1
the initial value of y is y(o) and the initial
value of dy is y*(o)
.dt
d2y = -Ady - By (45)
dt2 dt
d^dyj = -Ady - Bydt (46)
which is used to specify the D.D.A. interconnec­
tion. It should be noted that the correct solu­
tion of the above equation is an exponentially 
decaying sinusoid which should decay to zero.
However, it is possible by a bad choice of 
scales to get into the situation where the 
solution.amplitude decays not to zero, but to the 
amplitude where the A coefficient ceases to have 
an effect and thus continues as a constant ampli­
tude sinusoid.
This happens when only a few of the lower order 
bits of the register containing the potentiometer 
constant A are used.
Thus when the amplitude decays to a sufficiently 
small value, the number of times the constant A
is added into the Y register is not sufficient to 
change the number of output increments of the inte­
grator j therefore decoupling the equation.
The above can be prevented by scaling the problem 
such that full use of the dynamic range is made of 
the integrators and of the capacit}7- of the poten­
tiometer registers.
1.12.3 Second Order Differential Equations
Consider d2y = -a2y (47)
dt2
Vcdue' .
where initial /of y is y(o) and |a| <  1
Consider an identical integrator to that used
in the previous example.
Equation (47) becomes
d - ~a2y dt
This equation is used to establish the D.D.A. 
i.it e rc o nne c t io n .
Using Z transforms we get
y = Is y(o)
(z-1)2
1 + afTs
(z-1)2
_ v/v2.
y = Is y(o)
z2- 2z + (1+a^Ts)
From the denominator it can be seen that the solu­
tion is unstable as the zeros or poles of the sys­
tem are outside the unit circle on the Z plane.
Quadratic equations# when the roots are comple^ of 
the form Z^+aZ+C kave the of
^ t"vc. vcuyt- c?i C/,
. . Ot .
Thus the solution will bev/smusoid which exponen­
tially grows in amplitude until register overflow 
in the integrators takes place.
Now consider the same problem using a trapezoidal 
integrator with the same gain and using an iden­
tical sampling period.
The transfer function is G(Z)= ins(j +1) (^8)
Using z transforms we get
7 = fs2 ( ZH ) 2 (49)
( z-1)2 z2 
1 + a2fs2 (z+l)2
(z -1) z
7 = Vs2 (z. 4-1)2____________  (50)
/ -i \ ^  2 2 2 , ,-i\2(z -1) z +a is (z+1)
y - Ts2 (z ^ +2z +1)_____ -  _____
(l+a2Ys2) + z V a ^ 2 + a2^  (51)
R?om the denominator it can be seen that the 
system has two pairs of poles, which if the 
polynomial is solved for its roots, will be found 
to be complex.
One pair is very close to the origin and thus 
indicates a rapidly decaying sinusoidal spurious 
solution, while the other pair is just outside 
the unit circle on the Z plane and appears to
indicate an exponentially growing solution.
However in practice the solution is stable, this 
is probably due to interaction between the round 
off error and the truncation error.
When a higher order integration algorithm than 
Euler is used spurious solutions always result 
as the difference equations produced are of a 
higher order than the differential equations 
being solved (lionroe .
1.13.0 Problem Scaling
It is necessary with D.D.A.s as with analogue 
computers to scale problems to make full use of 
the machines dynamic range in order to provide 
as accurate as possible solutions.
When D.D.A. word lengths are small as they were 
in early D.D.A.s problem scaling was an involved 
process. As a result a number of papers have 
been written suggesting systematic methods of 
scaling problems using linear programming 
techniques.
14
Gill suggested,a systematic scaling method 
using a matrix method to compute optimal scales, 
however, the scales computed do not necessarily 
satisfy the boundary constraints which guarantee 
that the integrators will not overflow.
In a paper Knudsen suggests a method based on 
the Simplex Algorithm used in linear programming.
This method indicates whether feasible scales
exist and computes optimal scales which make the
best use of the integrators dynamic range. If
feasible scales do not exist the method indicates
the maximum value of integrands for which the
problem can be scaled. The above method requires
the use of a general purpose computer to execute
16the necessary algorithms. Leake and Althous
15specify a method based on the work of Knudsen 
which uses a graphical method to replace the 
computer. The method indicates whether a feasible 
solution exists and computes the optimal scales.
However, as D.D.A. integrators are built with 
longer register lengths and thus greater dynamic 
ranges the methods used to scale problems on 
the analogue computer can be used on the D.D.A.
1.14.0 Applications of the D.D.A.
The original reason for the development of the 
first D.D.A.s was that the existing general 
purpose computers were too large and consumed 
too much power for airborne navigation systems.
An example of a D.D.A. being used for an air­
borne control and navigation problem is given in
Chapter eight of Sizer . The required problem 
inputs are described and parts of the D.D.A. 
program given to illustrate the computation of 
quantities such as wind velocity and aircraft 
position.
A major use of the D.D.A. is as part of a hybrid 
computer system where it replaces the analogue 
computer. This gives a number of advantages 
over the normal hybrid computer which are the 
facility of being able to integrate with respect 
to an arbitary variable, full computer controlled 
problem patching and ease of system control as 
no analogue signal switching and conversion is 
required^ as both parts of the system can use the 
same signal level and logic conversions. Examples
of D.D.A. hybrid computers are given in Richardt,
6 21 Hoyt and Lee , Lovering and Bywater
In the former reference, the Trice D.D.A. is 
described and its use in conjunction with a general 
purpose computer for simulation purposes. Examples 
of problems are given which include re-entry 
problems and orbit computations.
2 9
Armstrong m  a paper describes a graphic display 
terminal for remote use, which uses a D.D.A. to 
generate the graphic primitives at the terminal 
thus reducing the data flow between computer and 
the terminal.
The structure of the serial D.D.A. and associated 
graphic generator are described as well as the 
instruction format.
Examples are given of the results obtained using 
the graphic display generator and a storage 
oscilloscope.
Booth* Hazlengg and Woollens*^ compare the 
results obtained using a general purpose computer 
and an Incremental transfer signal Processor 
(I.T.S.P.) to compensate a servo mechanism which 
has a number of highly resonant modes as a result 
of compliant couplings. The ITSP is a modular 
processor using D.D.A. techniques to construct 
a system controller.
Chapter Two
Extension of Incremental Techniques to Matrices
2.0.0 Summary
Before extending Incremental Techniques to Matrices 
this Chapter covers briefly the necessary mathe­
matics to understand the rest of the chapter.
The basic operations on matrices are covered 
including algebraic and differential operations. 
This knowledge is then used in the application 
of matrices to control theory and the extension 
of Laplace and Z transform theory to matrices.
Then the Matrix theory is used in the extension 
of existing incremental techniques to matrices.
Both integration and matrix inversion algorithms 
are dealt with along with the theoretical behav­
iour of both Matrix and Scalar D.D.A. intercon­
nections.
The rest of the chapter is concerned with the 
comparison of the results of D.D.A. interconnec­
tions simulated on a general purpose computer 
with the results predicted by theory.
2.1.0 Definition of a Matrix
A Matrix is a rectangular array of elements that 
are members of a field such as real numbers.
An m by n matrix is a rectangular array of m 
rows and n columns.
A row of a matrix is the set of all elements 
through which one horizontal line can be drawn.
A column of a matrix is the set of all elements 
through which one vertical line can be drawn.
2.1.1 Definition of Matrix Subtraction
This operation is only defined for matrices of 
like dimension.
£ = A - B (52) is performed by subtracting 
the corresponding element of B from the 
element of A
Thus c.. = a. . - b. . (53)
i«j ij
This operation is associative therefore 
D = (A-B) -C = A- (B-C) (54)
2.1.2 Definition of a square jyhtrix
A square matrix has the same number of rows as 
columns.
2.1.3 Definition of a Scalar
A scalar is a matrix of dimension l x l .
2.1.4 Definition of a Vector
2.1.5
A Vector is a matrix with only one column or row.
Examples of n element vectors
Definition of Matrix equality
Two matrices are equal if the matrices are of 
the same dimension and the corresponding elements 
are equal.
A -matrix A can be written down as follows9 it 
is of dimension mxn
The horizontal and vertical lines indicate 
elements of the matrix A for brevity.
Ctjj is one element of the matrix A, it is the 
element in the ith row and jth column
X = /x
(56)
a,3n (57)
a'm2 amn
2.1.6 Definition of Matrix Addition
Matrix Addition is only defined for Matrices 
of like dimension
C = A + £ (58) is performed by adding the
corresponding elements of A and B together.
Thus a. . + b . . = C . . (59)
ij
This operation is both associative and commutive 
C = A  + B =  B +  A (60)
D = (A + B) + C = A + (B + C) (61)
2.1.7 Definition of matrix Multiplication
Matrix multiplication is only defined as an 
operation between compatable matrices, that is 
the matrix A must have the same number of columns 
as the B matrix has rows.
C = AB (62)
The element of C, c . . is found by taking the dot
ij
product of the ith row of the matrix .A and jth 
column of the matrix B.
Thus cij = k J aik b.k (63)
jv&trix multiplication is associative but not in 
general commutative
Thus AB £ :BA (64)
D = ABC = A * (B*C) = (A*B)*C (6 5 )
2.1.8 Definition of Scalar Multiplication
2.1.9
2.1.10
Scalar multiplication of a Matrix A by a scalar 
ct results in every element of A being multplied 
by ol .
Definition of Matrix Partitioning
To partition a matrix draw a vertical and or a 
horizontal line between two rows or columns and 
consider the subset of elements formed as indiv­
idual matrices called submatrices.
Definition of Matrix p ifferentiation with 
respect to a scalar.
Consider a matrix A which is a function of a 
scalar t, then each element of A is differen­
tiated with respect to t.
dA(t) = 
dt I
11 (t)
dt
da21(t) 
dt
da51(t) 
dt
d a . (t ) lm
dt
da1 2 (t) 
dt
da-^Ct) 
dt
• dal n (t)
dt
dam n (t)
dt
(66)
The normal rules of differentiation relating to
sums, multiplication by a scalar and products 
apply, subject to the rules of Matrix Algebra.
2.1.11 Definition of Matrix Integration with respect 
to a Scalar.
Each element of the matrix A is integrated with 
respect to the scalar to form the matrix which 
is the Integral of the matrix Jl.
Adt =
Note the super- 
cripts indicate 
the number of 
the limit not 
the power
lalldt
'11
2
ili'21a2ldt
'21
2
am
. dt mi
12
a.
l'
l12
^^dt
a m-
? na,-, ndt
In
2n
amn
mn
a mn
2,1,12 Definition of Matrix Differentiation with 
respect to a "Matrix .
The differentiation of a matrix with respect 
to another matrix obeys the same rules as 
matrix multiplication.
Thus if C = dA '(B) (69)
Matrix differentiation obeys the same rules for 
differentiation of products and sums as scalar 
differentiation subject to the rules of matrix 
algebra.
2.1.13 Definition of Matrix Integration with respect
to a Matrix.
The integration of a uatrix with respect to 
another matrix obeys the same rules as matrix 
multiplication
Thus if C = A d B (71)
‘y  = I f ab>™ (72>
2.1.14 Definition of the Transpose of a Matrix A
The Transpose of a matrix A is the matrix formed
by taking a.j_jOf the matrix A and placing it at 
the jth ith location of the new matrix.
Thus the tranSp0Se of A can be considered as 
the matrix formed by rotating A along its leading 
diagonal.
2.1.15 Definition of a Diagonal Matrix
* 44
A diagonal nia-trix is a square matrix with only 
non-zero elements on the leading diagonal.
2.1.16 Definition of the Unit Matrix 45
The unit matrix is a diagonal matrix with diagonal 
elements of value one, it is usually denoted by
I.
2.1.17 Definition of the Determinant of the Matrix A
Only a square matrix can have a determinant, 
it can be computed by forming the sum of the 
signed products of all the possible combinations 
of the elements of the matrix, where each ele­
ment is taken from a different row and column.
2.1.18 Definition of the Inverse of a Matrix A
The inverse of a square matrix A is defined as
the transpose of the matrix of cofactors of A
divided by the determinant of A. It is denoted 
-±
by A and with A satisfies the following identity 
AA_i I = kA (73)
2.2.0 Matrix Differential equations
It is a fundamental theorem of mathematics that 
a linear differential equation of order m can 
be rewritten as a set of m first order simul­
taneous equations.
Thus using D operator notation the following 
equation
Dny + p^d11- y + cL n^~ y + .. -o^^oy + dny =
E, Dnu + B. Dn 1u + ... B .Du + B„u~  1 n-1 n
Can be rewritten by introducing the state 
variables, as
y = xx + bqu
X 1 ' -c4 y + x 2 + Blu
2 = -o^y + x 2 + B2u
(75)
X = ~‘rJ -.y + x + B nun-1 'An-117 n n-1vi
x = -o/ y + B un 'An*7 nlrr
which can be written in matrix notation
d
dt
x i \
x,
‘n-1
xn
1 0 . . . .  0 \
-c^ 0 1 . . . .  0
0 0 
A  0 0
/b  1 -
B2 - °(2B
B0 \ u
Bn-1" 4l-lBc
Bn " 4 Bo J
X 1
X,
X 1 n-1
x / n J
(76)
(7-4)
This form is known as the first cannonical form, 
the linear differential equation could have been 
recast into the Second cannonical form.
CL
dt
X
:n-l
x In /
0 1 
0 0
* / s \
0
0w
u
(77)
y = (Bn i Bo Bn-1 ’Hi-1 Bo K +B u
It should, however, be noted that these two 
forms are not unique and that the original 
equation can be recast into many different forms
The two forms given can be written in matrix nota­
tion as
X = A X + B u (7 8 )
u
The general form of the above equations is
X = A (t )X + B(t) u. (79)
Y = C (t)X + D (t) u
where
X(t) is an n vector 
u(t) is an m  vector 
Y_(t) is a k element vector 
A(t) is an n x n matrix 
B(t) is an n % m matrix 
C_(t) is an kxn matrix 
D(t) is an kxm matrix 
which describes a time varying multiple input 
multiple output system.
Laplace Transforms of khtrices
.From the definition of the Laplace Transform
■st,, e dt (80)
and the definition of integration of* a matrix 
w.r.t. scalar it follows that
,t& 1o
j^A(t') = / j a i:L(t )e”stdt fano(t)e stdt. . ]an ^  (t )e stdt’12 ■J
cP
In
[am (t)e"StdV
subject to the necessary conditions for the 
Laplace transform of each element of A to exist.
2.4.0 Z transforms of Matrices 49
li’om the definition of the Z transform
(82)
n=o
where 7 is the sampling period.
and from the definition or the integration of 
a matrix by a scalar.
Note Integration is the limiting value of a 
sumation.
Solution of the Linear State Equations
The solution of the Linear State Equations 
requires the computation of the State Transistion 
JYhtrix or its Laplace transform, by some method.
One method of computing the State Transistion 
JYhtrix d(t) is to compute its Laplace transform - 
the Resolvent jyatrix R(s).
Thus Z
n=o n=o
(83)
(85)
where R(s) = (si - A)
-1 (86)
Erom X = A X(t) + B U(t)
Y = C X(t) + D U(t)
the linear state equations by taking Laplace 
transforms.
X(s) = (si - A )-1 B U(s) (67)
Y(s) = (C(sl - A )-1 B + D) U(s) (88)
1 C&) = ti.Cs) UCs) 
where H(s) = C(sl-A)-1 B + D (89)
H(t) =<^ ' 1 H(s )
The matrix H(s) is the Laplace transform of, 
the matrix H(t) which is the impulse matrix where
the i j th element is the response of the ith
output to the jth input impulse applied at 
t ime t = o .
By applying Z transforms for the sampled data 
case the Resolvent ^atrix can be computed from 
R(z) = ( I - A)"1 (90)
5(t) = Z_1 R.(z) (91)
Applying Z transform to the Linear State equa­
tions gives
X(z) = (zi -A)-1 B U(z) (92)
Y(z) = (C(zl - A )-1 B + D) U(z) (93)
which can be rewritten as
Y(z) = H(z)U(z) (94)
where H(z) = C(zl - A)-1 (95)
H(t) = r 1 [ h (z )J (96)
where H(t) is the system impulse JYhtrix
2.6.0 Phase Plane
A phase plane can be used on a system to 
determine whether it is stable or unstable.
The phase plane is produced by plotting the 
state variables against x^  and from the 
resulting plot it can be determined whether a 
system is unstable, asymptotically stable or 
is producing a bounded or unbounded oscilla­
tion.
2.7.0 Incremental Techniques as applied to Phtrices 
Matrix Addition
Consider the matrix £ which is the sum of two 
matrices A and B
Thus C = A + B (97)
now let A increase by AA and B by AB
where and AB are of the same dimension as
A. and j3 and are composed of small changes 
£a and &
i j ij.
Thus £ + £ = A +  A + B +  B (9 8 )
£  = A + B (99)
also c £ j = a-y + bj_j (100)
for all i and j
In order to differentiate between natrix samples 
it is necessary to introduce superscripts.
The nth value of the matrix A is denoted by 
An so that the th first order difference is 
denoted by
A n = An - A n_1 (101)
These superscripts also are used with the ele­
ments of matrix of differences thus the ijth 
element of An is denoted by £a . ,n .
The rules of matrix addition apply to differ­
ences of matrices, therefore the following apply.
Gfl A + AB) + /)£ = M  + (^B + AC) (102)
also (&a.. + $b • .) + $&•: = Sain- + (Sbi-: + / cii)lj —  J-J —  -1-J —  -‘-d —  J-d-
2.7.1 Matrix Multiplication by a scalar 
Consider £ - kA
where A and £ are matrices of like dimension 
and k is a scalar variable (104)
let k increase to k + £k and A increase to A + £A_ 
thus £ increases to £ + A £
£  + ^ £  = 6kA + kA + k M  + £kAA (105)
AC - SkA + k M  + £kOk (106)
neglecting second order terms C = £kA + kAA (107) 
taking second order terms into account
C = (A + Ok) S k  + kOk (108)
introducing superscript notation
/)Cn = (A31"1 + A A n ) £kn + kn"’*LAAn (109)
where An = An +^An ^ (110)
kn = £kn + k31"1 (111)
when k is constant
£:n = k£An (112)
Note the rules of matrix scalar multiplication 
still hold for incremental multiplication.
2.7.2 Multiplication of Two Matrices 
Consider £ = A B
where the matrices A and B satisfy the dimen­
sional requirements of matrix multiplication (113)
let A increase to A + M  and B increase to B + A B 
Thus £ increases to £ + A £
C + AC = (A + Ak)(B + A B )  (114)
£ + A£ = A B + A k  B + A A B  + (115)
A C  - (A + Q k ) A B  + Ak B (116)
neglecting second order terms
/£ = A A B  + AA B (117)
Taking second order terms into account
A C  = (A + A  A) A B  + A  A B (118)
introducing superscript notation
A c n = (An_1 + A  An ) A B n + M n B11’1 (119)
where An = AAn + An_1 (120)
Bn = A B n + Bn_1 (121)
when A is constant
A C n = A ABn (122)
when B is constant
A C n = £ A nB (123)
Note the rules of matrix multiplication still
hold for incremental multiplication.
2.7*3 Matrix Inversion
Method 1)
Consider A A 1 = I (124)
where A is a square matrix
differentiate using the quotient rule wrt A
(125)
(126)
(127)
(128)
which in matrix difference notation
^(A-1 )n = -(A-1)11”1 (A“1 )n"1 A A n (129)
A dA."1 + A."1 = 0 
dA
A dA"1 = -A"1
dA
dA
dA
-1 - a "1 a "1
-1 -1 -1
dA = -A A dA
1 1 5 5 *(A ) is the nth value of the inverse matrix A 
where (A-1)n = (A_ 1 )n-1 + A(A_1)n (130)
Note the similarity to the equations produced for 
the D.D.A. connection for computing quotients and 
that integrators are required which can integrate 
matrices with respect to other matrices.
Method ii)
Consider A A ^ = I where A and A ^ are func­
tions of scalar t 
differentiate w.r.t. t
AdA"1 + dA A"1 = 0  (131)
dt" dt
dA*"1 = - A dA A’1 (132)
This method can be implemented using special 
purpose computing units.
It should be noted that this formulation does 
not require the use of overall feedback and 
therefore is likely to be stable where the 
previous formulation is unstable.
Method iii)
Consider the iteration B . _ = B. (21 - B. A) (133)~ t +1 -a - -  -a —
where B ^ is the ith estimate of the inverse of A
and B . is a better estimate of the inverse of A
— I —
56
This iteration is normally used for increasing 
the accuracy of matrix inverses calculated by 
other algorithms on a general purpose computer.
2.8.0 Basic Integration Algorithms for Matrix Digital 
Differential Analysers.
Consider the Euler integration algorithm mentioned 
in Chapter One, which is as follows in terms of 
register transfers.
where Y^ is the ith value of the contents of the 
Y register
dx- is the ith difference of the variable
X
of integration x
is the ith input increment 
is the sum of the ith input increments 
is the ith output increment 
is the ith value of the contents of the 
R register
the * indicates the contents of the R 
register after an output increment has been 
produced.
Y = Y +I&Y (13^ 4)
i i-J. i
zi + R i = R i-1 + Yidxi
Making the transistion from Scalar to Matrix 
Digital Differential Analyser and introducing the 
superscript notation previously introduced, the 
above equations become
yP - yP-1 + ^  ^yP (136) ^
/DZP + Rp * =■ Rp_1 + Yp M 9 (137)
where Yp is the pth matrix of the contents of 
the Matrix of Y registers.
^Yp is the pth input difference matrix 
*>£fP is the pth sum of all the input difference 
matrices
^Xp is the pth value of the matrix of integration 
ZJzp is the pth matrix of output increments 
Rp is the pth matrix of the contents of the 
matrix of R registers.
as before an * indicates the contents of the R 
registers after producing an output increment.
The above equations can be recast in terms of 
the elements of the matrices.
y P- . = y P-1_. . + (133)
-“-J -,-*-<3 , r~7 P
* zp + r .P, = rP-l + ■ Sxp . (139)
k=l
Similarly the Trapezoidal Integration Algorithm 
that is an Euler prediction and trapezoidal post' 
correction, becomes
yP - yP_1 + £yP (1*10)
^ Z P + R*P = Rp“1 + JY^’A X P + kT&t9 ^ P"’1 (1^1)
which can be recast in terms of the elements of 
the matrices
P = 7 " 1 .. + B P (1^2)
rzp^ + r*p 1J- pP-1 1J+ m ^ p  CXP 
&z ij+ r ij - r ij + iku  kjr  ... +
m ..
1 / V ik 1 .j (143)
2 k=l 1K ^
The above matrix integration algorithms become 
the following when the variable of integration 
is a scalar.
Euler Integration Algorithm
yP - yp-1 + )^AyP (144 )
AZP + R*p = Rp_1 + Ypdxp (145)
which when recast in terms of the elements of 
the matrices becomes
* B / y  (1.6)
*>!»♦ A /  * * A j “ p i1'”
where dxp is the pth value of the variable of 
integration.
Similarly the Trapezoidal Integration Algorithm 
becomes
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which when recast in terms of the elements of 
the matrices becomes
There are a number of other integration algorithms 
that could be used but as further discussion will 
be about machines using ternary transfer there 
is no point in considering them.
This is because the roundoff error in a ternary 
machine dominates, any truncation error produced 
by a higher order integration algorithm (see 
reference 10).
Input Scaling
Matrix integrators can have their inputs scaled 
in much the same way as integrators in a scalar 
Digital Differential Analyser.
Consider the Trapezoidal Integration Algorithm
(152)
2
which with input scaling becomes
(155)
2
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This becomes as follows for scalar integration 
Yp = Yp-1 + ^ K  M p (156)
6 Z P + Rp * = Rp + Ypdxp + & y pdxp_1 (157)
2
where K is a scaling matrix associated with a 
' particular input
Note when ternary data transfer is used all 
multiplications become simple additions or in 
the case of matrix multiplication sumnations.
2.10.0 Matrix Digital Differential Analysers
Using the information from c hapter o ne which was 
gained from a literature survey and from the 
previous parts of* the current chapter, it is possible 
to postulate a computing machine which can 
operate on matrices. Such a machine could be 
used for computing the solutions to systems of 
simultaneous first order differential equations 
such as occur when simulating multivariable 
control systems.
A machine such as^postulated above would consist 
of a number of multifunction^matrix computing 
elements which could perform matrix integration 
with respect to a matrix or a scalar, summation 
or multiplication by both scalars and matrices.
It would be necessary to provide a control and 
interface system such that initial conditions, 
configuration information for computing elements 
and interconnection information to govern the 
connection of the computing elements could be input 
into the machine.
The whole system should ideally be UftAer the control 
of a general purpose computer which in addition 
to controlling the system, could perform problem 
scaling, initial condition computation and loading, 
and also system testing and checking.
Thus it should be possible to construct a machine 
such as above which can offer the same order of 
magnitude in improvement in speed of solution 
computation over the general purpose computer as 
is provided by a Scalar Digital Differential 
Analyser.
Comp ut at ion of the Transfer Function of a Matrix
Integrator which integrates with respect to a scalar
Consider the Euler Integration Algorithm
Yp = Yp-1 + £ Y P (158)
^Zp + Rp* = Rp_1 + Ypdt (159)
where dt = l_s (160)
,n
- T
2‘
is the sampling period 
n is the length of the r registers contained 
in the Matrix R
Rearranging (159) and combining with (160) we get 
Z>ZP + RP * - RP_1 = Ypl/^ (161)
2n
assuming zero initial conditions and taking the Z 
transform of equations (153) and (l6l) then combinin 
gives
Ts(z -i)£zoq * Real = z T s 2( z - i ) m ]  (1 6 2 )
(z-l)21'
neglecting R[zJ gives
z-pd = z i s  Y £z3 (163)
(Z-D2n
This can be rewritten as z[zj = G(z ) Y £zj .(164)
where G£z) is the Transfer Function of the Integrator 
this it should be noted is similar to the result
obtained by performing the above derivation on a scalar 
D.D.A. integrator using the Euler integration algorithm.
Now consider the Trapezoidal Integration Algorithm
ip- - i p_1 + ayp (1 6 5 )
4zp + Rp * = RP_1 + Ypdxp + AYpdtp-1 (166)
2
where dt = J_s
2n (167)
Ys is the sampling period
n is the length of the r registers contained 
in the Matrix R.
Rearranging '(166) and combining with (167) we get
&ZP + Rp * - RP_1 = 2YP - £YP Ts (168)
2 2n
Assuming zero initial conditions and combining the 
Z transforms of equations (165) and (168)
Ts(z -1) Z£ZJ + R££l = (2Z, Yra - (z -1) w  )Js2 (169)
^n+l
which gives Zfz~] + R£z] = Ys(z +1) Yjzl (170)
2 (z -1 )2n
neglecting R[g3 we get
ZC3 = G( zj Y|g U 7 1 )
where G( zl = ls(z+l)
2(z -1)2
(172)n
Difr
Which is an identical transfer function to that obtained 
for a scalar D.D.A. integrator using the .' trapezoidal 
integration algorithm.
2.11.0 Matrix Digital Differential Analyser Error Analysis
Consider a pair of uncoupled first order differ­
ential equations of the form
X = + A X (173)
with non zero initial conditions X(0) where
- = " f °  \ and X(0) =/x-.(0)\ (174)'
V  '  U c o j
Using the Resolvent matrix method to compute the 
State Transition Matrix we get
R(s) = (si + a ) (175)
=/s +c4_ 0 \ (176)
o 3 ■'o^ y
=— -----------  ( 3 ^ 2  0 \(177)
( ) ( S+cJg ) V 0 s +c(1l
s+t^ ° A
0 s 4 ) (i78)
S(t) =i_1 R(s) (179)
5(t) = / e ^  0
0 e
the solution is
(180)
X^t)
x 2 (t) e
0
t^2t
Xl(o)
X 2 ( ° )
(181)
x (t). = * (0)e
j. j.
-o^t
(182)
x 2 (.t.) = x ^  (0)e
We thus have calculated the correct solution to 
the pair of uncoupled equations.
It is possible to compute the solution using the 
results derived in an earlier part of the ;.chapter, 
as it would be found using a I/htrix Digital 
Differential Analyser (M.D.J.A.).
Only Simultaneous Digital Differential Analysers wi 
oe considered ^ so that the transfer functions
previously derived will be divided by z,which is 
the Z transform of a single sample delay.
Therefore G(z) for an Euler integrator becomes
further
G(Z) = z Ys
(183)
(z -l)z2n 1s
K = 1 where K is the gain of the 
integrator and n is the 
number of bits in the (184) 
r register
G(z ) =_1_____
( z-l)2n
(185)
and G( z) for the Trapezoidal integration algorithm
becomes 00
G( z) -'Ik ('&*!) (186)
2.2n .(z-1) s
- (z+1)
9 7n : 77 (187)2. 2 z Cz~l;
Consider the pair of uncoupled first order 
differential equations
X = A X (188)
where A = -fo(^ 0
0 d 2
and the initial conditions X(0) = /x^(0)
x2 (0).
Integrating the equation 
)X = A Xdt + X(0) (189)
Taking the Z transform of the above equation
and using G( z) = ( z + 1) as the Z transform
2.2n fe -1)z
of the integration operator. This transfer 
function is the Z transform of the Trapezoidal 
Integration Algorithm
Thus we get
X(Z) = A (z+1) x ( z )  + X (0) z (190)
2.2n (z-1)z z-1
Xvz ) = / 1 + o( (Z +1)
0
272nTz?TTz
\
0 1 + o(2 (z +1)
U /
x(0) Z (191) 
z -i
2 . 2  (z-i) z/
X(z) = 1 + cl, ( .+TJ 0
,n' 2.2 (z-l)z
0
1 + (z +1)
,n
X(ofe(i92)
x-l
2.2 (z-1)
\ ( z). XL(0)z‘
z( z~l) * olri ( z+l) (193)
2.2n
x2 (z) = x2(o)
Z(Z-l) + ^ ( 2 + 1 ) (191*)
2..2n
Equations 193 and. 19^ can be rewritten as follows
,2
(z-zi )(z-z2 )
(195)
x2 (z) = x2 (0 )z‘
(z_z3 )(z_zJj)
(196)
where
Taking the inverse Z transform of equations 
195 and 1 9 6  we get
^ ( n ^ )  = xa (0) Z1 exp [-(1 loge 1 )nC 1
—  _ z
-x^(0) Z2 exp£-(l loge 1 )n^](Spurious soln)
z T z  1 t  Z2 ( 201)
1 2
x
2 (n ) = x (0) z e x p [ -(1 loge 1 )n^Jzz _z / 3
3 4 5 ^
(0) exp£-(l loge 1 )ni^J (Spurious soln)
z
3 4
x
2
z ~ z  X % ( 202)
Tl’om the above solutions it can be seen that 
for each desired solution there is a spurious 
solution which dies away very rapidly.
This result is identical to that which would be 
obtained when using a scalar D.D.A. with inte­
grators using the Trapezoidal integration algor­
ithm.
\J7
It can also be seen that for a given and 
^ 2  that the solutions are in error when compared 
with the exact solution previously computed
e.g. leto^=l, ck^-O • 5 ^ 0  ) { )
and ^ - 2  n where n = ?
The exact solution is as follows
x p t )  = (l-2 n )e-t (2 0 3 )
x.2 (t) = (l-2 n )e“0,5t (204)
Inserting numerical values into expressions 
1 9 7 , 1 9 8 , 1 9 9  and 2 0 0  we get
z = 9 . 9 2 1 6  x 1 0 _ 1
2 2 = 3.937 x 10“3 
2 ■* = 9.9609 x IQ " 1j
z h - 1 . 9 6 1  x 10-3
Inserting numerical values into equations 201 
and 202 we get the computed solutions.
x 1'i'(l-2“7 )* 1.00398e_1,007it7n - d - 2 " 7 )* 3.984xlO-3e-708,7n'^
(205)
x 2 ”"(1 _ 2 _7) *1 .0 0 1 9 7 e"°' 5°li*6n _ (1_2“7 ) *x . 9726xlO_3e“797 ’9rt^
(206)
2.11.1 Solution of a pair of coupled first order equations
Wow consider a pair of coupled first order differ-
ential equations.
11 2
e.g. the matrix formulation of y = -w y
X = A X  X(0) . = & 1 (0) (2Q5)
0
A = - / 0~o(q 
0^ 1 0
Computing the Resolvent matrix from 205 we g*t
r ( s) = ( si + a)”1 (2 0 6 )
R ( s) = 1 f s ^
s^ + (207)
Taking the inverse Laplace transform of (207)
gives the State Transistion IVhtrix 
-1
S(t) =j i( s) (203)
d(t) = ( Cosolt sirWt \
/ ' I  (209)
rsinAt Coso^t I
from which we gst the exact solutions
Xx (t) = (l-2_n)Cos4t (2X0)
x 2 (t) = -(l-2_n) SinJ,t (211)
Now consider the previous problem set up on a 
jyhtrix Digital Differential Analyser using the 
Trapezoidal Integration Algorithm .
X = J A  X dt + Zo (212)
Taking the Z transform of the above equation
X(z) = ls(z+l)K A X(z) + zjs $d) 
2(z-l) z z-l
(213)
K = 1
2n%
which upon expansion gives
X(z) = — ( z+1 ) / o - c U  + Xto)
2 ( z-l) Z2
1 0
Z-l
(214)
X(z)^1 + z+1 ^  0 -o^ ^  = zfs^ lb)
2(z-l)z2 ^  Q z -1 (215)
rearranging we get
X ( z)= jfi + z+i
2 ( z-1 £ 2
z sX(o) 
( Z”1 )
(216)
U z  )=1
1+0^ 2 (z + i )2 
22 (z-l)2z 222n
f 1 o(j_(z+l) \
2(z -1 )z 2
n
2 (z -1 )z 2
X(o) z
(z-1) (217)
-e^(z+l) y
\ 771 7T„ ~n
X(O): /X1( O)
V  o
cl = 0-5
^1
x_1 (z ) = x (0)z
(z-l)(Hp(1 2 (z.+l)2)
22 (z -1)2z 222n
(218)
which when expanded using partial fractions 
gives an equation of the form
\ ( z) = A a2 + Bz + Cz 2 + Jz_ (2ig)
z + z z + B^z + B 2
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Taking the inverse Z transform of the above 
equation we get a solution of the form
x ^  (t )=x1 (0 )K^e alnWtos (w1ni^ -iZ)1 ) +x^ (0 )K2ea2n^tos (w2nfj+0 2 ) 
(1) (2) (220)
The constants computed for the above equation 
are as follows
K,^-2.76X10-3 K2^  1.0014 (221)
a, ^ 5 . 8 9  3 • 05X10--3
ts ‘ts
w*- 1. 565 rad/sec 5 • 52x10 rads/Sec
t s
01 “i 1.56 rads 02 ^  -5.24X10-2 rads
Term (1) of the above equation is a spurious 
solution which in this case is a decaying cosine 
wave which decays very rapidly away to zero.
Urom the constants computed it does not exist 
after the first few samples of the solution.
Term (2) of the equation is the desired solution 
whose frequency and phase are in error by a small 
amount and contrary to the computed result, is 
stable in practice.
x  x  w x  u n i . u  c x ^ ^ c x x  v / u i i u j .  cxvx j-v ^  kj x u i i  x u
that the quantiser inherent in a D.D.A. integrator 
is replaced in the theory by a unity gain device, 
the effects of the R register are completely 
ignored.
Therefore, results computed using theory should 
be treated with caution especially when predicted 
solutions contain effects which are small when 
compared with the quantisation level within a 
system.
The results obtained for both systems of equations 
considered are identical to those obtained for 
the same equations when set up on a scalar D.D.A.
Thus the JVhtrix D.D.A. will produce the same 
results for a given set of equations as a scalar 
D.D.A.
2.12.1 Computer Simulations
A number of simulation programs were written in 
order to verify the results obtained from theory. 
These programs were run on the University ICL 
1905F computer using both the batch and multi­
access systems.
It was found as other researchers have found that 
simulation of Digital Differential Analysers at 
the register level is very expensive in terms of
computer time used due to the difference in 
computing speed between a D.D.A. using D.D.A. 
integration algorithms and a general purpose 
computer using the same algorithms.
It is possible to produce large amounts of computer 
printout when searching for evidence of spurious 
solutions and solution drifts.
The first simulation program that was written 
simulated a scalar D.D.A. which used the Euler 
integration algorithm and ternary data transfer.
It was possible to specify integrator intercon­
nections and initial conditions by using data 
input to the program.
The results of simulations--were plotted on the 
line printer. This simulation was written so 
that experience could be obtained in programming 
D.D.A.s because no satisfactory hardware was 
available at the time.
A program was written in Algol 60 to simulate 
at the register level the Matrix Digital Differ­
ential Analyser in order to check the assump­
tions made in the theory. This was a much less 
sophisticated simulation than the one mentioned 
above. Changes in the problem being simulated 
were made by changing the source text and 
recompiling the program.
This program was used to simulate IVhtrix D.D.A. /b 
integrators using both the Euler integration 
algorithm and the ,Jrapezoidal integration algorithm.
The Matrix formulation of the Sin Cos loop was 
used to validate the theory. When the simulation 
using the Euler algorithm was performed, the 
solution drifted in exactly the same way as does 
the solution when computed on a scalar D.D.A.
When the Trapezoidal Algorithm was used the 
solution was stable, that is the solution errors 
were bounded in value, in the same way as when 
the solution is computed on a scalar D.D.A.
Thus from the theory and the results of the 
simulations it is possible to say that for a 
given problem and integration algorithm that 
the result computed by a Matrix D.D.A. will be 
identical to that produced by a scalar D.D.A.
Some simple simulations were also used to 
evaluate the performance of the iteration
B. n = B.(2I-B.A) which is used to compute the
“ 1+1 — i -----1—
inverse of the matrix A, the results obtained 
were compared with the matrix inversion algorithm 
contained within the Basic system used for the 
simulation. The results obtained were very 
favourable, but no further work was done on 
fniatrix inversion in the course of the period 
of research.
Chapter Three
The design of a Matrix Differential Analyser
3.1.0 Summary
This chapter describes the concepts behind the 
implementation of a Matrix Digital Differential 
Analyser (M.D.D.A.).
The overall system design is briefly described 
along with the function of the various system 
components apart from the computing elements.
An indication of the M.S.I. members of the 
Transistor Transistor Logic (T.T.L.) family 
used to construct the M.D.D.A. is given, along 
with their function.Part of the text is then 
used to give a more detailed explanation of the 
function and in some cases the subsystems that 
comprise the M.D.D.A.
Synchronisation of the M.D.D.A. computing elements 
with reference to the four machine states is 
described.
Finally the function and implementation of the 
program used to generate the M.D.D.A. initial 
condition data tapes is examined.
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The purpose behind designing and constructing a 
Matrix Differential Analyser (M.D.D.A.) was to 
produce a machine to demonstrate its feasibility 
while keeping it as simple as possible.
Por this reason it was decided to design and 
construct separate computing elements to integrate 
matrices with respect to a scalar variable and 
to multiply two matrices together.
The above elements to be welded into a computing 
machine using a paper tape reader as a data in­
put source, a display unit to enable machine store 
locations to be examined, a control unit and a 
computing element which converts input increments 
into analogue signals for display.
It was decided to design a liatrix D.D.A. using the 
same algorithms as used by the simulations 
described in Chapter Two.
There were a number of improvements that could 
have been introduced but they were either not in 
line with the research objective or were too 
expensive to implement at the time of the research 
project.
See Chapter Eight.
At the time the M.D.D.A. v/as designed, the devices 
that have resulted from developments in Large 
Scale Integration (LSI) such as nicroprocessors, 
large TTL compatable Random Access Memories (RAM)s 
and large Read only memories (ROMs) were not 
available.
The only large memories that were available were 
of the dynamic variety, were organised as 1024 
bits by 1, required multiple power supplies and 
external sense amplifiers.
It was realised that a readily available multiple 
sourced logic family was required for the construc­
tion of Gl;ie M.D.D.A.
Por this reason the T.T.L.(Transistor-Transistor 
logic) family was chosen. This has both Small 
Scale Integrated (SSI) devices such as nand gates 
and Medium Scale Integrated (MSI) devices such as 
four bit adders, counters and small Random access 
memories within it.
This family is produced as the SN7400 series by 
companies such as Texas Instruments Ltd.
The 7400 series devices chosen were common to 
another project whose large stocks could act as 
a buffer. This was necessary because the delivery 
times for some of the TTL devices was in excess
of twelve weeks. 79
A bulk order for TTL was made at the start of zhe 
design cycle to take advantage of price discounts 
for quantity.
The following devices were chosen
SN7483AN
SN7489
A four bit full adder with ripple 
Carry
A sixteen word by fourbit static 
■Random Access Memory
SN74H87
SN74157
SN74161
SN72H 63
SN72*284 and 
SN74285
SN74H183
A device with four inputs, four 
outputs and two control inputs. 
Depending upon the state of the 
control inputs, the outputs are 
set to all zeros, all ones, the 
complement of the inputs or the 
same as the inputs.
This device is used in conjunction 
with four bit adders to form adder/ 
subtractors.
A quad two input multiplier
A four bit synchronous counter 
with synchronous load and asyn­
chronous clear.
A four bit synchronous counter with 
synchronous load and clear.
These two devices are ROMs which 
have been programmed as multipli­
cation tables such that a pair 
can perform unsigned four bit 
multiplication, producing an eight 
bit product.
Dual Carry Save Adder with identical 
progation delay from inputs to the 
sum and carry outputs.
SW71»175 Quad D type flip-flop with common 
clock and clear.
These devices were used m  conjunction witn various «
S.S.I. memoers of tne TTL family.
It was decided that a paper tape reader would be. used 
as the primary data input source for the M.J.D.A. as 
the amount of data for initial conditions was too large 
for manual entry methods.
However it was also .decided to provide handswitches on 
tne control panel so that manual changes could be made 
to the contents of any of the machine memories.
It was also decided that in order to keep tne paper 
tape interface as simple as possible, 2. very simple 
data format would be used and that the initial condition 
data would be preprocessed using a mini computer.
In line witxi the design oojectives of tne M.D.D.A.
Ternary data transfer was chosen as tne method of communi­
cation between 11.T.T.A. computing elements. A simple 
patching system rather than an electronic patcning system 
was decided upon as tne means of interconnecting the 
M.d.J.A. computing elements to keep the cost of the 
machine to a minimum and to reduce system complexity.
A display system was supplied in order to be able to 
examine register contents in the event of register 
overflow and as a system commissioning aid.
Communication from tne M.J.J.A. elements to tne display
was to be via a tristate time division multiplexed data 
busa data being placed on the bus by enabling the tristate 
drivers within a particular element.
A data bus which was to run tne length of the M.D.J.A. 
was chosen as the method of getting data from the paper 
tape interface to the various elements. This was a 
parallel negative logic bus with separate data and 
address sub buses.
Figure 3.1 shows tne M.D.D.A. bus structure.
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3.3 Display
The display was provided as a means of examining 
the contents of the M.D.D.A. computing element 
registers and store locations, as an aid to system 
commissioning and solution generation.
It was decided to provide enough display elements 
to display the contents of all the arithmetic 
registers and store addresses for one M.D.D.A. 
computing element and a means of selecting a 
particular M.D.D.A. element. Displaying data 
from one M.D.D.A. element at a time reduces the 
number of connections required to the display.
a time division multiplexed bus was decided upon 
as a means of conveying data from the selected 
element to the display as this reduces furtner 
tne number of connections to the display. As 
the above require that more tnan one data source 
must be able to drive the display bus, it was. 
necessary to use either gates with open collector 
outputs or with tristate outputs as bus drivers.
It was also necessary to be able to enable one
set of d u s drivers at a time.
Tristate drivers were chosen as they do not require 
pull up resistors connected to the bus lines. In 
order to control the display bus four control lines 
were provided to select data sources in turn within
the selected JVI.J.D.A. element.
A counter was used to cycle the four lines through 
sixteen different states thus providing sixteen 
time slots.
The data on the display bus was demultiplexed by 
sampling the display bus at times displaced by 
half a clock period from the counter clock rising 
edge.
The bus data was sampled using a number of D type 
registers which were used to drive the display LEOs 
via buffer gates.
At any given sample point the register that was clocked 
depended .on the count contained within the counter. This 
was done by using a one of ten decoder connected to the 
counter, the outputs of which were used to gate the clock 
signals to the display registers.
Within each M.d.D.A. computing element the tristate bus 
drivers were connected to various register outputs and 
address lines depending upon the type of element.
a means of decoding the display bus control lines was 
provided witnin each M.D.J.A. element. This consisted 
of a one of ten decoder the outputs of wnich were used 
to enable tne tristate drivers. The inputs of the 
decoder were connected to the control lines via gates 
which were controlled by the element type and number 
signals. If an element was not selected the inputs to 
the decoder were forced to a logic one state which for 
the decoder used is an unused state and thus all the 
outputs of the device go to a logic one.
The tristate drivers within the element are thus all 
disabled.
A free running clock was used to drive the display 
system, however this did not affect the use of the
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display as it was only used when the machine was in an 
idle state or running very slowly.
Figure 3.3 shows a typical display bus waveform 
Figure 3.4 gives an example of the display system timing 
Figure 3.2 shows a small part of 'the display bus demulti­
plexer.
3.4 Paper Tape Format
The following is a description of the paper tape 
data format that was chosen for initial condition 
input for the M.D.J.A.
This format was chosen because of its simplicity 
and because of the simplicity of the paper tape 
interface required to control the paper tape 
reader used to read the data.
The data is divided up into blocks of data, 
there are n+1 blocks for an n element M.D.D.A.
Three erazes are used to indicate the start of a 
data block.
The first data block is used to provide the 
paper tape interface with the number of data blocks. 
Each data block was divided up into records, some 
of which were redundant depending on which M.D.D.A. 
element the data was for.
Each record is composed of a number of triples, a 
triple being constructed from three eight bit bytes.
The first record of a block contains the element 
type, element number and the first two matrix 
dimensions. A second record contains further matrix 
dimensions. The remaining five records are much 
longer and each contain enough data for sixteen 
words of sixteen bits plus eight bit addresses.
Figure 3.b gives an example of part of a data tape.
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data
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Example of Paper Tape Pormat
Pigure 3.5
3 . 5 Data Bus
8 7
The data bus is a thirty two bit negative logic bus which 
is used to provide a path from the paper tape interface to 
the M.D.D.A. computing elements.
This bus can be split up into sub bus’s as follows, jDdta 
(sixteen bits), Element type (four bits), Store select 
(four bits), Word address (four bits) and Element select 
(four bits).
The element select is decoded by the paper tape inter­
face. Thus data can be sent to any store location within 
the M.D.D.A.
Data is written to a store location by pulsing the write 
line associated with the bus.
There are two other write-lines associated with the data 
bus, these are used for loading matrix dimensions into 
registers within the M.D.D.A. computing elements.
Figure 3.6 shows the make up of the address used for 
loading data.
See appropriate chapter for data bus usage by the various 
M.D.D.A. computing elements.
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The paper tape interface was designed to take data 
in tne format described from paper tape and place 
it on the data bus. Provision was also nade for 
manual loading of data from front panel switches.
Eight bit byte data from tne paper tape a^. con­
verted by tne interface into a thirty two bit 
word wnicn is presented to tne data bus.
In order to decode tne paper tape data the inter­
face has to operate in a numoer of modes. Tne. 
operating mode of the interface is determined by 
five flip-flops. Cnanges of mode were caused by 
certain triggering events wnicn caused the set­
ting or clearing down of one or more of the flip- 
flops. Eight shift registers are used to convert 
the eight bit data into twenty four bit data.
The shift registers can be loaded either serially 
or in a.parallel mode wnicn is used for manually 
loading data. Of the twenty four bits of data 
sixteen bits are initial condition data while 
the remaining bits form an eight bit address.
The remaining eignt bits are supplied by two 
registers one wnicn contains tne element number 
and the other contains the store address.
A counter is used as a register for holding tne 
store address and is incremented every sixteenth 
data load.
When the interface is used to load paper tape data 
the whole interface is clocked by the paper tape 
reader sprocket signal and is completely indepen­
dent of tne system clock.
During the manual data loading operation a push 
button is used to trigger a monostable which is 
used to clock the interface.
Figure 3.7 snows the state graph for the paper 
tape interface.
Key to grapn
0 Stopped State
1 Search for start of data marker
2 load number of M.D.D.A. elements
3 Search for start of data marker
*1 Load element identification/matrix
dimensions
3 Load matrix dimensions
6 Load initial condition data
Multiplexers are provided such that Front panel 
switches can be used for data and address inputs 
instead of data from tne paper tape reader.
Control of the paper tape interface is arranged
sucn that the front panel switches are selected 
automatically for data input until the paper tape 
input button is pressed.
At this point the multiplexers are switched over 
thus selecting the paper tape reader as the data 
source. Switch banks are provided corresponding 
t0 the sub bus’s forming the data bus.
State m o w  G?aph for Paper Tape Interface
Pigure 3*7
Data Tape Generation for the M.D.D.A.
An interactive computer program was written for 
generating the necessary paper tapes for the M.D.D.A
The program would, ask relevant questions about 
matrix dimensions, initial values of coefficients 
etc., then .format the information and output it to 
a paper tape punch. The University central comput­
ing facility was considered for execution of the 
program, but upon investigation was found to 
insert the parity track automatically onto any. 
paper tape output. It was thus not possible to 
punch all of the possible 256 patterns on eight 
track paper tape.
This meant that the University computer could not 
be used to generate the M.D.D.A. data tapes.
It was therefore necessary to use one of the 
departmental mini-computers to run the program.
Upon inspection of the appropriate manuals it was 
found the M.C.S. Minic could punch eight bit binary 
patterns upon paper tape.
In order to simplify the implementation of the 
program Fortran IV was used with an assembly 
language routine for punch output.
The Fortran IV program was developed on the
University computer making use of the system 
utilities that are provided on a large machine.
This program was then transferred to the mini­
computer and the assembly routine was linked to 
it .
It can be seen from the program listing that 
the program was written in modules of no greater 
than sixty statements, this was due to the small 
store on tne Minic which limited tne workspace 
available to the Fortran Compiler.
A further limitation of the Fortran IV compiler 
was tnat the maximum allowable DO loop nesting 
depth was tnree.
Figure 3*6 is the main flow chart of the paper 
tape generation program.
START
Input number
ofMDQA
elements
Input MDDA
element
number
Multiplier
Inpuf
Routine
Output 
Unit input 
Routine
Integrator
Input
Routine
.YESAnymore
X D a t a /
NO
Output
Routine
Flow Chart for 
M.J.D.A. Paper Tape 
Program.
-^ ■^ Additional
Figure 3.3
STOP
M. D.D.A. Timing
As previously stated it was decided to construct 
a Matrix Digital Differential Analyser (M.D.D.A.) 
using a Trapezoidal integration algorithm and 
Ternary data transfer.
Consider an n x m matrix Y being integrated by a
scalar variable x
Thus we get = f(Y)dx
If the above was to be implemented in a fully 
parallel form a large amount of logic would be 
required not only to execute the integration 
algorithm but also to provide tne necessary data 
routing to cope with matrices of different 
dimensions.
now consider the matrix &Z which has n x m ele­
ments, if this matrix were to be transmitted 
around the M.D.D.A. in a parallel manner this 
would require 1 1 x m x 2 + 1  connections.
As tne above indicates that a fully parallel 
method is not viable from an engineering point ' 
of view, it was decided to use an architecture 
that is sequential in nature but from the out- • 
side looks as if it were fully parallel.
Thus an M.D.D.A. was designed and constructed
where the coefficients of the matrix AZ are 
computed in turn and held in a buffer memory 
during a' computation phase.
The contents of this buffer are then transmitted 
around the M.D.D.A. one word at a time during a 
data transfer phase.
However, complication is introduced by the fact 
that individual M.D.D.A computing elements take 
different numbers of clock periods to complete 
the computation phase depending upon the operation 
being performed and the dimensions of the matrices 
being operated upon.
As the result a means of system synchroni­
sation is required and also two idle phases to 
separate the computation and data transfer phases.
A transition from an idle phase to the computation 
phase or data transfer phase is caused by a synchron­
ising pulse. The corresponding transition from 
the computation phase or data transfer phase is ■ 
caused by logic within each M.D.D.A. computing 
element. When this transition occurs a pulse 
indicating its occurrance is sent to a synchroni­
sing network.
Figure 3.9 is a graph which shows the various 
phases and transitions for a M.D.D.A. computing
element. When the machine is stopped it stops 
in the idle one phase.
When in this phase initial conditions can be 
loaded into the M.D.D.A. computing elements and 
also the contents of the computing element 
memories can be examined.
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Chapter Pour
The M. D . D . A . Int e grat or
4.1 Summary
A three input M.D.D.A. Integrator with input 
potentiometers has been designed and constructed. 
This chapter describes tne inplementation and 
operation of the M.D.D.a . Integrator.
The implementation of tne Integrator is first 
briefly described with particular reference to 
the integration algorithm used.
This description is followed by more detailed - 
descriptions of tne suosystems that comprise 
the M.D.D.a . Integrator.
These are followed by a description of the timing 
signals that are used to make tne Integrator 
function.
Finally, tne partioning of .tne Integrator design 
between circuit boards is dealt with.
Implementation, of a M.D.D.A. Integrator
The notation used is as follows
is the kth value of tne Matrix A
k
■3- is the kth value of the coefficient of A 
occupying the jth position in the 1th row
An M.D.D.A. integrator nas been constructed which 
uses a Trapezoidal integration algorithm.
This algorithm is sometimes known as Adams 
integration formula, it consists of Eulers 
integration algorithm followed by a trapezoidal 
correction.
The integrator nas three inputs which are equip­
ped with scaling matrices, of which the scalar 
equivalent is the input potentiometer.
Each input and scaling matrix pair can be of 
different dimension subject to tne constraints of 
matrix multiplication and that tne dimensions.of 
the scaled matrices must be the same.
The integration algorithm can be written as follow
900 FORMAT(3X*15*3X*15)
DATA A I/AH YES/ :
O f ft ft ft 4 4 4 4  tt tt tt *t ft ft ft ft ft ft ft ft ft ft ft tt ft u tt ft tt tt ft tt ft tt tt ft ^  ft it ft ft ft ft n ft ft tt ft tt ft u n  ft h ft a ft ft a n 4 4 ft a 4 n n ft
Oft THIS PROGRAM WAS DEVELOPED -ON THE SURREY UNIVERSITY MULTI-ACCESS 4
Cft SYSTEM FOR USE ON THE MCS MINIC. it
Cft IT NAS FOR THIS REASON THAT THE PROGRAM NAS WRITTEN IN A ft
O f RESTRICTED VERSION OF FORTRAN AND WAS CUT UP 'INTO SUBROUTINES OF 4
Cft NOT MORE THAN ABOUT F-IFTY STATEMENTS. - \ 4
C4 4 4 if it 4 4 4 4 4 4  4 4 4 4 4 4 4 4 it 4 it 4 4 4 4 4 4 4 4 if it it  4 4 4 4 4 4 4 4 4 4  4 it 4 tt 4 4 4 4 4  4 4  4 4 Hi t  4 4 4 4 4 4 4 4 4 4 
400 K = 517
IB C1 ) = 3 
IB(2)=89 
IB ( 1 7 ) = 1 7 5 
IB (18)=261 
IB(65) = 347 
IBC66 5 = 433
120 F0RMATC41HALL INTEGERS MUST BE INPUT INF2.0 FORMAT)
500 FORMAT(39HMATRIX D-D.A. INITIAL CONDITION PROGRAM)
WRITE(3* 500 )
WRITE<3*123).
C4 4 4 4  4 4 it 4 4 4 4  4 4 ft 4 it 4 4 4 4 4 4 4 if 4 4 4 4 4 4 4 4 4 it 4 4 4 4 4 4  4 4 4 4 4 4 4  4 4 4  4 4 4 4 4 4 4 4  4 4 4 4 4 4 4 4 4 4 
Of INITIALISE MAIN DATA ARRAY.THIS ARRAY HOLDS THE DATA WHICH IS TO 4 
C4 BE OUTPUT TO THE PUNCH. 4
CU 4 4 4  4 ft 4 4 4 4  4 4 4 4 4 4 4  4 4 4 4 4 4 4 4 4 4 4 4 4 4 4  4 4 4 4 4  4 4  4 4 4.4 4 4 4 4 4 4 4 4 4 4 4  4 4 4  4 4 4 4.4 4 4 4 4 4 4 
DO 600 I = 1 > 517 
600 IA CI ) = 0 
200 FORMATCF2.0)
100 FORMAT(33H TYPE NUMBER OF MACHINE ELEMENTS )
WRITEC3*100)
READ(2*200) H
IN=IF IX(H) x
IA ( 1 ) = 5
IA ( 8 8 ) = 1
IAC174)=16
IA(260)=17
IA(346 ) = 64
I A. (432) = 6 5
Z 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4  4 4 4  4 4 4 4 4  4 4  4 4 4 4  4 4 4 4  4 4 4 4 4 4 4  4 4 4 4 4  4 4 4  
Of INPUT NUMBER OF MACHINE ELEMENTS* 4
Of  4 4 4 4 4  4 4 4  4 4 4  4 4 4  4 4  4 it 4 4 4 4 4 4 4 4 4 4 4 4 4  it 4 4 4 4 4 4 4 4  4 4 4 4 4  4 4 4 4 4 4 4 4 4 4  4 it 4 4 ¥ 4 4 4 4 4  4 
DO 300 1=1* IN *
WRITE(3*110)
110 FORMAT(24H TYPE MACHINE ELEMENT NO )
READ(2* 200 ) W -
FW= IF I X ( W )
C4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4  4 4  4 4  4  4 4  4 4 4  
C4 INPUT ELEMENT NO. • »
Of 4 4  4 4 4 4  4 4 4  4 4 4 4 4 4 4  4 4 4 4 4 4 4  4 4 4 4  4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4  4 4 4 4 4  4 4 4  4 
. M = IB ( IW + 1 )
I9=M+2 ' .
• 700 FORMAT(38HTYPE YES. TO RETURN TO START OF PROGRAM)
6 50 FORMAT(A3)
C4 4  4 4 4 4 4 4 4 4 4 if 4 4 4 4 4 4 4 4 it 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 it 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4  4 4  4 it 
Of BRANCH TO THE APPROPRIATE SUBROUTINE FOR THE TYPE OF ELEMENT 4  
Of BEING LOADED WITH INITIAL COiND IT IONS. ' 4
C4 4 4 4 4  4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4  4 if 4 4 4 4 4 4 4 4 4 4 4 4  4 4 4 4 4 if 4 4 4 4  4 4 4 4 
IF (IW/16-1) 310* 320* 330 
310 CALL A (IA * 10 * M * K )
GOTO 300 
329 CALL 3(IA*IQ* M* K )
GOTO 309 '
339 CALL C (IA * 10 * M * K ) •
300 CONTINUE .
C# OUTPUT CONTENTS OF THE INTEGER ARRAY IA AS TWO- EIGHT BIT BYTES?
O f PLUS A FOUR BIT ADDRESS IF THE WORD BEING OUTPUT IS A INITIAL?
C? AND NOT A MATRIX DIMENSION.- ft
C????? ft ft ft tt ft ft ft ft u tt tt tt ft ft ft ft ft ft ft ft ft ft ft ft ft ft tt ft ft ft ft ft ft n ft ft ft tt ft ft ft tt'ft ft a ft tt ft ft ft ft tt f t f t f t f t f t n t t f t  
CALL DC IA *IQ * M * K )
WRITE(3*703)
c? ft u # q u u n u n u * t i i t t  ft ? n n ft t t u t t  tt ft ? ? ? ? ? ? ? ? f t t t f t f t f t f t f t t t ? # .? ? ? ? ? ? ? ? n n n n tt tt n ? .? ? ? ? # ? ?
C?TYPE YES IF IT IS NECESSARY TO PRODUCE FURTHER DATA TAPES. THIS?
C? RETURNS CONTROL BACK TO THE START OF THE PROGRAM. ft
C? ft ft. ft ft ft ft it ft ft ft ft ft it ft ft ft if ft if ft ft ft ft ft ft ft tf ff ft ft ft ft ft ft ft ft ft ft ft ft: i f it ft ft ft ft ft ft ft ft ft it ft it it n ft ft ft 4  if ft n ft 
READ(2*650) 81 
IFCBI.EQ.AI) GOTO 400 
STOP 
END
99
p=i
n
PJ
• Yn = Yn_1 + J&f1* (223)
2
Although the M.j.d.A. elements from the outside 
world appear to function in a parallel manner, 
they are internally organised to operate in a 
sequential manner.
The elements were designed to function in this 
way because of tne cost of providing fully paral­
lel hardware and the practical impossibility of 
providing fully parallel hardware that could cope 
with large pro Diems.
The reason for making the elements appear to work 
in parallel was( that wnen M elements are cascaded 
in a sequential system, it takes M times as long 
to process an iteration as does a parallel system.
Thus if a fully sequential system with one set of 
computing hardware had been built it would have 
been mucn slower than the current system.
Consider again the integration algorithm which 
can be re-written in terms of the coefficients of 
the matrices as follows
^  ij =^ kiPl pj + I kip2 $yPJ +^ kiP3 ^ p j  (225)
(225)
n
y ij
n-1
= y_- ■
ij
n
ij
(226)
, +n +r . .
ij
n-1 
= r . . (227)
 ^ *n + r . .
ij
+n = r . .
ij
£xn-1 (228)
+. n note y means the nth sample of y and not yfn
In the nardware implementation of this algorithm 
twos complement arithmetic is used.
An unsigned R register technique is used with a 
correction to compensate for changes in sign of 
dx.
For reasons of cost and simplicity ternary data 
transfer is used thus reducing all the multi­
plications required by the algorithm to additions 
(or subtractions).
When a trapezoidal integration algorithm is used 
with ternary data transfer, under certain condi­
tions, two output increments may be produced.
occur is for the contents of the y register to approach
using scaled inputs. This problem has been avoided by 
reguarding the production of two output increments as 
an overflow condition.
Thus for some problems the effective dynamic of the y
where n is the number of bits in the y register less 
one and J? is the length of the fractional part of the 
y register.
The coefficients of the matrices are stored in row 
major order as vectors in memories constructed from 
bipolar random access memory integrated circuits.
Coefficients of tne matrices A z r l, Yn and Rn are
computed in row major order.
In order that these values may be computed it is
necessary to compute the value of
As this requires the use of the matrix multiplication
within 2 increments of its dynamic limits when
< 1 - 2
algorithm the coefficients of K2> Ky A Y p anci
must be accessed in the correct sequence for use 
by the arithmetic logic.
This sequence of addresses is provided by the address 
generator.
The address generator has to be able to generate differ­
ent address sequences so that the M.D.D.A. integrator 
is able to operate on matrices of different dimensions.
It is for this reason that the address generator has 
to be.programmable.
Figure 4.1 shows the basic structure of tne M.D.D.A. 
integrator. But the address bus’s and initial condition 
data bus have been omitted for clarity.
The following sections of this chapter describe the 
implementation of the M.D.D.A. integrator in greater 
detail.
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ADDER/ SUBTRACTOR
The two devices shown in figure 4.2 perform the 
operations given in tne table for the various 
combinations of control inputs, on the two four 
bit data inputs.
This logic net is included because it is the 
basis of all the adder/subtractors used in the 
implementation of the Matrix Integrator and 
Matrix Multiplier.
Input of more than four bits can be handled by 
connecting the ^n+i| output of the current adder 
to the input of the succeeding adder and 
paralleling the b and c inputs of the control 
element.
Note the control element in the TTL data book 
is called a Pour bit True /complement Zero/O ne 
Element.
Implementation of the ZS y logic net
This logic net was designed to compute the ijth 
*
value of £ y the value of which is given by 
the formula
(229)
The coefficients of the matrices K^, anc* £ 3
are stored in memories constructed from bipolar
random access memory integrated circuits. Two
integrated circuits are used for each memory
enabling sixteen coefficients to be stored to
eight bit accuracy. Thus the coefficients of
-7
the K matrices can be in the range - 1  to 1 - 2
The input matrices A y ^, A Y ^ andAY, are also 
stored in RAM's, but as the coefficients are in 
ternary form only two bits are•required.
A MAM is shared by AY^ and A Y ^ while AY^ is 
stored in a separate M.A.M.
Here again sixteen word by four bit HaM’s are 
used so that the maximum number of coefficients 
that the A Y  matrices can have is sixteen.
Figure 4.3 shows a simplified logic diagram of 
Z^J logic while figure shows the control
logic. The control logic uses the coefficients 
of the AT matrices to determine whether the-appro­
priate coefficient of the K matrix should be 
ignored, added or subtracted from the partial 
result which is .being formed in the ZflY register. 
This logic also takes into account the fact that 
the coefficients of the K matrices are in one’s 
complement form at the memory outputs.- Since 
all matrices share a common address bus, how­
ever input matrices may have different dimensions 
so that it is necessary to arrange that the out­
put of specified memories can be disabled.
Thus the Boolean expressions for the control logic 
are as follows
b = (fU3 + dCB)^
c = d B A  (230)
Cln = olB A
where b and C are the control element inputs,
0 ’s the carry input to the adder and B are
the £>y inputs. It should be noted that the 
inversion of the A X  R.A.M.’s is taken into 
account in the above expression.
Ziis the control signal which is used to force
the outputs b. C and C. to the condition which 9 m
causes zero to be added to the sum in t h e ^ A Y  
register.
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The initial contents of the i k  Y register is zero.
After p clock periods where P is the largest of the set
?2 5 ^  correc"t sequence of addresses is
supplied, the register will contain Z&y which is the
ij*
change in the value of the coefficient of the integrand. 
It can be seen from figure that Z£y is accum-
ij
ulared to twelve bits, this is to allow for temporary 
• ♦ the,
overflow of &^y,-j and /detection of overflow of the
register. Overflow will only be detected when the value 
*
of Ziy has been accumulated in the register. This
ij
is done by looking at the most significant bits of the 
register and checking that they are either all ones or 
all zeros. If the above is not true then overflow has 
occurred, this will then be recorded at the appropriate 
address in the AZ R.A.M.
*
After the value o f Z £ y  .. has been used by the integra-
1J
tion logic it is arranged that the register is cleared
down before the T ^y .. value starts to accumulate in
ij+1
the register.
In the worst case the logic delay through this net is 
of the order of 2 3 0  ns from the addresses stabilizing 
at the R.A.M. inputs to the data at the register inputs 
being ready for the clock edge to load it.
Figure 4.5 shows the R.A.M. write control logic for 
the matrix Integrator. This was designed so that when 
the element is selected, the 1 of 10 decoder is used 
to direct the write pulse from the paper tape interface
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to the correct R.A.M.
During the loading of initial conditions the Memory 
enables (me-^ , me^, nie^) of the K RAMs are forced into a 
low state so that the data on the data bus is written 
into a RAM when the write pulse occurs.
The memory-enable'and write enable to the ^Y RAMs are 
connected so that both the AZ RAM location and the 
corresponding Y R.A.M. location are loaded during the 
loading of initial conditions.
This means that if there is nothing connected to a 
AY input, ternary zero is loaded, while if the input 
is connected to a AZ output, ternary zero is also 
loaded.
Tristate bus drivers used to place data on the display 
bus when the element is selected are not shown in the 
diagrams. They are connected to the inverted outputs
of  Y register and via inverters to the address
inputs of the £Y and K R.A.M.s. They are also connected 
directly to the K R.A.M. outputs.
It is thus possible when running the machine slowly to 
observe the changing address and data patterns on the 
display for diagnostic purposes.
Pigure 4.6 shows a timing diagram for the computation
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Integration Logic
The logic net used to implement the Trapezoidal 
Integration Algorithm is shown in diagrammatic 
form in figure '4. ^  •
Only the data patns involved in integration have 
been shown, the address lines and initial condi­
tion input paths have been omitted for clarity.
It computes the coefficients of the matrices Y,
R and AZ using the following expressions
As ternary data transfer has been used tne multi­
plications are replaced by additions and subtrac­
tions.
The logic net was constructed from control elements 
adders, registers and random access, memories.
The only critical path that exists through the
(231)
IJ 3-J 2 ij
net is from the %£>y input to the output of the 
Sz encoding logic.
Tnis is because of the overall integrator design 
is such that there is always at least one clock
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period between the outputs of the Y and R rams
stabilizing after the addresses have changed and 
*
the value of becoming correct.
One clock period is allowed in the design for
*
ZSy to propogate through the various adders to 
the output of the &z encoding logic which takes 
150 ns worst case.
As the clock period is fixed by the y logic
not to be greater than 250 ns tnis allows a
100ns safety margin for the integration logic.
At the end of the clock period the new values
of y. r. . and £>z. . are latched into the D tyoe
Jij5 ij ij
registers before loading into the appropriate 
R.A.M.s.
Simultaneously with the R.A.M. write cycle the
if
l b  y register is cleared down ready for the 
sequence of machine cycles which will compute the 
next value of 2£y . Thus N*M*(P-1) clock 
periods are required to compute where is 
an N*M matrix.
k . 6 Data Storage
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Sixteen word by four bit Random Access Memories 
(RAMTs) have been used to hold the coefficients 
of the R., y and matrices.
Pour RAMs have been used to hold the coefficient 
of the Y_ matrix, tnus holding the coefficients 
to sixteen bit accurracy.
The coefficients can be regarded as having two 
parts; an integer part which is nine bits long, 
and an unsigned fractional part which is seven 
bits long.
The fractional part corresponds to the seven 
Isb’s of the y value.
As an unsigned R register technique has been
used it is not necessary to store the sign bit 
ccdfPiciinH
of the RVsince the R coefficients are always 
positive.
Therefore only a sixteen bit register is 
required to store the coefficients of the R_ 
matrix rather than seventeen bits. So a further 
four R.A.M. s are required for the storage of 
the R matrix.
One R.A.M. is used to store the £z values which 
require two bits as they are ternary encoded.
The remaining two bits are used for storing 
register overflow information.
The buffer registers shown in figure 4 .7 . are 
necessary because during the write cycle, the 
RAMs used place an inverted version of the input 
data on the outputs which could lead to an 
oscillation building up around, the Y and R RAM- .4
Adder Control Logic
figure 4.^ shows the adder control logic which
consists of two, two bit shift registers wnich
are used to hold the values of dx^ and dxK ^
which are in ternary form.
Data is loaded into the shift register by the 
start pulse at the start of the computation phase 
As there are two start pulses per iteration it 
was necessary to insert a divide by two circuit 
such that every other start pulse causes data to 
be loaded.
The contents of the shift register is decoded to 
provide the necessary control element control 
signals and adder carry in signals.
When the integrator is in idle phase 1 it is 
necessary to be able to provide . and r . ; 
for loading into buffer registers so that the 
contents of the Y and R rams can be inspected.
This is because the Q outputs of the registers 
are used as data sources for the display bus.
It is therefore necessary to provide control
signals to the control element following the
k-l /* k*
Y adder output to inhibit y + such
that the R buffer is loaded with r rather than 
•r + yax.
The control logic implements the following 
boolean equations.
let o L a n d ^  be the two signals composing the ternary 
form of dx
dx value
d C /3
0 . 0 0
0 1 + 1
1 0 -1
1 1 0
and C,p is the control which is used to forc.e the out; 
puts of the control element.
Refer also to figure 4 . ^ and 4.1
, f .n -n  ^ -rn „ n \ x “ 
y = $ + o L / S ) + ^T
°V = t  CT }
oy
_ n — n o;n 
&  ±
(232)
and
*4
0*4
n-1 n-1 . — n-1 — n-1
(x r> + u  g>.
n-1 -n-1
ot ts
.n”1 /=rn_1 = oL /3
(233)
These signals are stable oOns worst case after the 
start pulse which initiates the computation phase.
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§Z encoding
The Trapezoidal Integration Algorithm as previously 
stated can produce two overflow increments of the 
same sign. As it was decided to treat this as 
an overflow case the £z encoding logic must be 
able to detect this.
In designing this logic -'has- kee/V
of the fact that in the ternary encoding scheme
tnere are two zero values 00 and 11.
Consider the following whilst noting the rule of 
multiplication of signs.
is the sign bit of Y low if y+ve high if y-ve
" " " ” low if Zfcy $ve
high if ^ y  -ve
n n . na n d a r e  the ternary inputs dx
n-i n-1 • n-1
^  and n are the ternary inputs dx
1 —
1  IS.
1—
1 S. value
0 0 0
0 1 +1
1 0 . -1
1 1 0
* n i r. n
z is the overflow bit produced by „ + £ / © y - • ~ •
1 1 ii 2 ‘
Allowing for the inversion caused, by the R.A.M. the 
following Boolean equations are produced.
0/Pl=z2 i ' ^ r' ‘ .*2*0 $6? ' Z‘ o
0/Po = z-, y^r/1 fC • 7 %-n . 'Sc& ■ -n-1 n-1 . . n-l-n-1
2 2^0^16 fb ^iZSyo'd /3
(234)
0/P., goes high when Sz. . = +1 
1 ij
O/P^ goes high when $Zjj = - 1
See figure 4 5 and 4* 10
z r  ct  (3 out put s
0 0 0 0 1 1
0 0 0 1 1 1
0 0 1 0 1 1
0 0 1 0
0 1 0  0 1 1
0 1 0  1 1 1
0 1 1 0 1 1
0 1 1 1 1 1
1 0 0 0 1 1
i  0 0 1 1 1
1 0 1 0 1 0
1 0  1 1 1 1
1 1 0  0 1 1
1 1  0 1
1 1 1 0 0 1
1 1 1 1 -1 1
$z Encoding Logic Table 
Figure k*9
Because of the method of implementation it is possible
cancel because both $z outputs are forced-low giving 
ternary zero.
Two output increments of the same sign are detected in 
the following way./
The conditions for the above are as follows
? 1  high 
.2 2  high '
0 /P^ or- O/P 2  high but not both
As this condition can only occur when J . j is ?/-2 ^  ^ 2  n
(twos complement fraction) it was decided to combine 
this signal with the Y register overflow signal.
The conditions for y overflow are as follows
,1) Sign of y., and sign^by-- must be the same 
1  j
• 2) Sign of the result must be the same as of the above
If y is the sign of y . .
V-/ -1*
to produce two &Z. . increments of opposite sign which
and
the result
and O/P-r is to go high when overflow occurs
j
(235)
Combining with the two increment defection
See figure 4 . ^ for logic diagram.
The above is fed via a buffer to one of the remaining 
bits in the £Z R.A.M. while the t i  y register overflow 
signal is fed via a buffer latch to the other bit.
(3
CD
ice-
o
Q
fe 
EN
CO
DI
NG
 
L
OG
IC
 
Fi
gu
re
 
4 
.1
0
4.9 Address Generator
11 9
The address generator forms not only a source of 
addresses for the M.B.D.A. integrator but it 
provides the necessary control signals as well. 
This generator nas been pipe-lined; that is during 
the current arithmetic operation the next set of 
addresses is being computed.
This is possible because of the way in which the 
iratrices) upon which the M. d.D.A. integrator 
operates are stored in the A.A.M.s. The 
element is always stored in tne zeroth location 
of the appropriate R.A.M. 
consider
2&Y*  = ^ ^ * ^ 2 - 2 * - ! ) — 5 (237 )
wnere the dimensions of K p  and are the
same and also AY-^  , AY^ and nave the same
dimensions. The above can be expressed in the
following form
m m m
/£v*. . = C y .+lEk. £v . + £  k. y . (233)
1J pliip p  ^p^iip ^  p=i lp pJ
Thus if the correct sequence of m addresses is 
applied to th e 2 S y  logic net the ijth value of 
y will be placed in tne re gister.
how consider a B C
m 2
*+Zlk. S v- .
^ Y i p  ^PJ IP PJ n Ip J PJP=1 P=1 p=l
(239)
where the matrices are of different dimension 
but the dimensions of A ) B and 0 are the same.
Then if the correct sequence of m addresses is 
applied t o ^ & y  logic net the ijth value will be 
placed in the 2 s  y register.
Expressing, the required addressing functions in 
the form of a collection of formulae the following 
are obtained.
(240)D O  = P1*(i-1) + (P-L-I)
L*1 - P2*(i-1) + (P2 "l)
D O ? 3*(i-l)
+ (P3- D
H a y ] = J *(P1 “l) + (j-I)
tAY] = J*(P 2 -1) (J -1)
L & 3  = J*(P5“D + (j-1 )
L y , r 5a 3 = J*(i-1) + (j-1 )
wnere the dimensions of the matrices are as follows
is a I x P-^  matrix and i 5 p-^  are the indices
is a I x ?2 matrix and i 3 p 2  are the indices
is a I x P-^  matrix and iap-^  are the indices
is a P-^*J matrix and P p  j are the indices
^ 2  is a x J matrix and P2,j are the indices 
is a P-j x J matrix and p ^  j are the indices 
and 19R a n a ^ Z  are I x J matrices
U  means the address of a coefficient of a 
matrix within a memory.
But because of the way in-which the matrices are proces 
and operated upon, the addressing requirement for the Y 
R and AZ matrices can be met using a binary counter.
Provided that m is equal to the largest of set ( m ^ n ^ m  
and that when m is greater than m^ m2 or m^ the approp-
a)c
riate section of Jfey logic is inhibited. It therefore 
necessary to provide separate address sources for
and but only one address source for A y^, A Y ^ and
A common address source is also needed for the Y, R 
and rams.
Consider the following where K_2 , Af^, a Y2 and
AY  ^ are 2x2 matrices and also Y, R and ^Z are also 2x2 
matrices. Noting also that the 1,1th element is stored
in the zero location of the appropriate R.A.M.
Required addresses
Clock [il1 » Ay 2 ^— 3 ! £ y ,r ,&£z]
1 0 0 0
2 1 2 0  1 )
3 1 2 0  2 )
k 0 1 1
5 1 3 1
6 1 3 1
7 2 0 2
8 3 2 2
9 3 2 2
1 0 2 1 3
1 1 3 3 3
1 2 3 3 3
Note 1) U  y. .value computedi  +
2 ) £z . . ^ value computed (also y. . and r . .) 
aj aj ij
122
Now consider the case where the matrices are of different 
dimensions subject to the constraints of matrix multipli­
cation.
where is a 2X 3 matrix
and are 2x2 matrices
^ 1 is a 3x2 matrix 
£ ^ 2  an(  ^ are 2x2 matrices
The required address sequence is as follows
Clock
PfcNod E££) *%]
Addressels
1 0 0 0 0 0
2 i 2 1 2 0
3 2 4 - 4 0 1)
4 2 4 - 4 o 2)
5 0 1 0 1 1
6 1 3 1 3 1
7 2 5 - 5 1
3 2 b - b 1
9 3 0 2 0 2
10 4 2 3 2 2
11 5 4 - 4 2
12 0 4 - 4 2
13 3 1 2 1 3
14 4 3 3 3 3
15 b 5 - b 3
16 3 5 — 5 3
Note 1) computed
ij
2) £z. computed (also y . and r..)
1J ij
- means that tne memory output is ignored and not added/ 
subtracted from the sub total held in the y register.
From the above it can be deduced that a programmable
address generator is required.
Binary counters, NON multipliers and adders are used
to generate the desired sequence of addresses.
The matrix dimensions are held in four bit registers 
which are loaded from the paper tape interface. There are 
three binary synchronous counters which are used to 
generate the indices (p-l), (j-1) and (i-1). The counters 
are used with four bit comparators*When a counter reaches 
the maximum county its output is used to reset the counters 
to zero. The maximum count for the counters is as 
follows:
the p counter counts to (P-l) where P is tne larger of
(pl5 P2 ^ P3 ^
the j counter counts to (J-1) while the i counter counts 
to (1-1).
Counter limits are computed from the dimension registers 
using four bit full adders to subtract one from the 
dimensions.
Interconnections between the counters are arranged such 
that when the p counter reaches (P-l) the j counter is 
indexed by the next clock pulse and when the p counter 
has reached (f-1) and the j counter has reached (J-1) 
the i counter is indexed by the next clock pulse.
When all counters reset to zero at the same time the 
address sequence for matrix integration has been gener­
ated. Figure 4.12 shows the address generator counter 
interconnection.
The required addresses are generated from the counter 
outputs using ROM multipliers and adders. Only the
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least significant half of a ROM multiplier chip pair 
is used since the most significant half, with the inputs 
used would always produce zeros on its outputs.
. ::ur. a -*5 •  ^ • : ~ ^ An additional
counter s is used to generate the required address for 
X* E  and- ^  memories as this requires fewer compo­
nents than calculating it from the contents of the i 
and j counters. This counter is indexed by writing to 
the Y, R and AZ memories and is not directly connected 
to the other counters.
In addition to the requirement for the address sequence 
for the computation phase, the generator must be able to 
generate a binary count as the address for the 
memories during the data transfer phase.
The above is achieved by inhibiting the p counter and i 
counter and enabling the j counter.
Also during the data transfer phase the comparator 
attached to the j counter is disabled.
Writing to the AY memories causes tne s counter to be 
incremented.
The mode of address generator is controlled by the 
outputs of the phase counter.
Figure 4.13 shows the multiplier/adder network whic 
computes the addresses from the counter outputs.
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The matrix Integrator timing is largely under the 
control of the address generator, however the 
current phase is controlled by the phase counter.
Phase Counter Count Phase
0 ■ 0 .Idle 1
0 1 Computation Phase
1 0 Idle 2
1 1 Data Transfer Phase
This counter determines the current phase as 
given by tne above table.
There are two signal sources used uo drive this 
counter. One is an external signal which is used 
as a synchronising signal so uhat all M.d.D.A. 
computing elements start the computation phase 
and data transfer phases at the same time.
The other signal is generated internally at the 
end of the computation and data transfer phases 
thus causing the element to enter the idle 2 or 
idle 1 phases respectively.
Outputs from the pnase counter are used to enable 
and disable the various memories permit and inhibit 
memory write pulses, and to gate clock pulses to 
the various registers within the computing element.
127
Phase Counter Memories Enabled
0 1
0 0 memories may be enabled for initial 
condition input
Y, JC, R and^Y
1 0 none
1 1
The least significant bit of the phase counter is also 
used to synchronously gate the clock for the whole of 
M.D.J.A. integrator.
As previously stated the address generator is used zo 
control the clocks and memory write pulses for the 
and Integration Logic.
The p comparator outputs are latched into S/ft flip 
flops and combined using a nand gate.
This signal goes low when the p counter reaches (P-l).
See figure 4.12 and the section on the address generator.
As the address generator is pipelined this signal 
occurs early and therefore must be delayed.
It is delayed one clock period to allow the computation
of • • to finish and also it is used to reset the 
^  ij
S/R flip-flops.
A further delay of half a clock period is used so that 
the. signal may be used to gate clock pulses to the Y 
and R registers for the computation of y r and
128
fe_* •. This clock pulse is also used to permit write
cj
pulses to be sent to tne Y_9 R. and memories.
These write pulses are also used to clear down the Z l y 
register and to index the s counter.
The end of the computation phase is indicated by all 
the comparator signals going to a logic one. Here again 
this signal occurs too early and therefore must be 
delayed two complete clock periods to allow the comput- 
ation of y a ; and one clock period latter the comput- 
ation of y - - ar^ • and £z • • to finish. It is used to gpte
-J-J -*-J -LJ
a memory write pulse through to the phase counter thus 
causing a transition from tne computation phase to idle 
2ph ase.
during the data transfer phase the carry out signal from 
the j counter is used to indicate the end of the phase and 
this signal is used; instead of tne combined comparator 
signals; in a delayed form to cause the transition from 
the data transfer phase to idle 1 phase.
The carry out signal goes high when the count reaches 
fifteen.
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Glossary of Waveform Eames for Figure 4.14
clock
smclk
ryzwe
SELCl
yrzabclk
ryclk
aclk
Aykabclk
start
finished
System Clock
ISI Register Clock
R,Y andAZ Memory Write Enable
ZSY Register Clear Pulse
R,Y andAZ Memory Address Buffer Clock
R and Y Register Clock
Address Counter Clock
ZST and K Memory Address Buffer Clocks
Integrator Start Pulse
linished Pulse which indicates that the Current 
Phase has Terminated
4.11 Display Data Control
As stated in the section on tne display system in 
chapter three the element select/element type sig­
nals are used to select the M.D.D.A. element to be 
used as the display bus data source.
These signals are used to enable the logic which 
decodes the signals on the display control bus. 
This logic is constructed around a one of ten 
decoder, the outputs of which are used to enable 
sets of tr>is‘tate drivers in turn.
Thus data from various sources within the M.D.D.A. 
integrator is placed on the display bus.
Time slot Data placed on tne Display bus
0 y register and I address
1 r register and H address
2 ^register
3 A1 memory* ^ output and address
4 K- 2 memory output and address
5 memory output and address
0 Spare
7 Spare
3 Spare
9 Spare
Table showing the Display Bus Utiliza­
tion for the M.D.D.a . Integrator.
See figure 4.4 for the Display Control Bus Decoding ^ogic
4.12 M.D.D.A. Integrator Logic Partitioning
The M.D.D.A. integrator was constructed using 
boards which can hold up to eighty sixteen pin 
dual in line integrated circuits. Since the com­
plete integrator uses 200 ID’s the design is partitioned 
between three boards. One board carries timing 
and address logic^ another board the y^AY logic and 
the third board carries the integration logic.
Each board consumes approximately 12.5 watts 
under static conditions with a five volt supply.
Chapter Five
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The M.D.D.A. Multiplier
5.1 Summary
A M.D.D.A. Multiplier has been designed and 
constructed.
This chapter describes the implementation and 
operation of tne M.D.D.A. Multiplier.
The implementation of the Multiplier is first 
briefly described with particular reference to 
tne multiplication algorithm used.
This description is followed by more detailed 
descriptions of the subsystems that comprise the 
M.D.D.A. Multiplier.
These are followed by a description of the timing 
signals that are used to make the multiplier 
function.
5.2 Implementation of a M.D.D.A. Multiplier
A M.D.D.A. multiplier has been constructed which 
uses the following second order multiplication 
algorithm.
The inputs are subject to the normal rules of 
matrix multiplication.
To accommodate scaled inputs it is necessary 
to be able to scale individual coefficients of 
the input matrices.
Thus the above formulae become
AZn+Rn = R n ~1 + -  (A*1’1 ABn+AAn (Bn_1+ABn ))
An = A11”1 + 4An (241)
n nwhere, AA anc  ^AB are the input matrices 
n .A is tne matrix of r registers
n
AZ" is the output matrix
n /A is tne n th value of the matrix A
^ /
B is tne nth value of tne matrix B
4§n+ M n CSb- 11" 1 +£ s ^ n }}
h i
(242)
m in
Note ji,-A^  does not mean
The M.D.D.A. multiplier was designed to operate 
in a sequential manner whilst appearing to operate 
in parallel.
Tne multiplication algorithm can be rewritten in 
terms of coefficients of the matrices, as follows
la b ? .  k • a ? "^ b  + Z a n M b ”"1 + bu}' )xj i A ap pj x i? B pj (2PJ2)
n
I . .
n-1
+ r n . =
ij
= r
ij 4 ^ b ij (243)
n-1 
a .
n-2= a
ip ip ip
i—i i •
c&
= bn“2 + Sb^*
PJ PJ PJ
note a1?', means the n /th sample of a and not 
ij ij
a. .t .
ij
Each value of the coefficients of is computed 
in turn from 6z n  to in row order, until
«i. -L liil
all the coefficients have been computed.
To achieve this it is necessary to compute the 
ij^th value of Jab11 which requires the use of 
equation 243.
The value of ^ab . . is computed sequentially.
ij
Since ternary data transfer is used the necessary 
multiplications can be carried out by adder/ 
subtractors. ~
The scaling multiplications are computed using Read only 
Memory (R.O.M. ) multipliers with corrections for the 
sign of the numbers.
A ft er Tabr M  is computed/an adder network is used to
commute the values of r ?. ■ and &Zn. . .
ij
The Multiplier3 like tne Integrator, uses, two’s comple­
ment arithmetic and an unsigned R register technique 
to compute the required values.
n in nEach element of the matrices AZX 5 I" and Rx is computed 
in turn and the computed values stored in R.A.M. s.
An essential part of the design therefore is a means 
to generate a sequence of addresses so that each compu­
tation takes place in the correct order.
In addition a logic network to control the R.A.M.s is 
required so tnat any location may be loaded with an 
initial value, or tne contents of the location may be 
examined. Since tne correct sequence of addresses 
depends upon the dimensions of the matrices involved 
the address sequence generator must be programmable.
The basic structure of the matrix multiplier is 
illustrated in figure 5.'1 •
This figure shows only the data paths relating to the 
multiplication process.
Other data paths such as address and initial condition 
paths are omitted for clarity.
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Implementation of the £ab . . logic net  13-----------
This logic net was designed to compute the ij*7th 
value of ^Eab11, the value of which is given by
2"ab.n. = a11.”^ a11. k A b n"’.1 +Sbn . )ij j A ip ij ip pj ° pj
(245)
The coefficients of the a and 3 matrices are 
stored in memories constructed from bipolar R.A.K.s 
Tnese integrated circuits are identical to those 
used in constructing the Matrix Integrator.
Three integrated circuits are used to construct 
each memory. These memories are arranged so that 
each IVIatrix may nave up to sixteen coefficients. 
Although each location in the memory is twelve 
bits wide only nine bits are used thus matching the 
length of the integrator part of the Y register 
of the Matrix Integrator and giving a number range 
-1 to 1-2  ^.
Tne scaling-matrices are stored to five bit accurac 
although only four bits are placed in the memory. 
The fifth and most significant bit is not stored 
as it is always zero since the scaling values are 
always positive fractions.
Single R.A.M. s are used to hold the coefficients 
of A A and A B 3 these A.A.M. s are loaded with data 
during the data transfer phase of the machine.
The matrix multiplier differs from the matrix 
integrator in that some computation is carried out 
during the data transfer phase.
Because of the nature of the multiplication algori
thm it is not possible to compute the values of
a1? ^ and b*2 -as a partial result when comp- 
ip PJ F
uting 6^•.
ij .
Thus it is necessary to compute a1? 1 and bn
ip PJ
during the data transfer phase before they are
used to compute S>Z . . .
J-J
It should be remembered that the n-l/th values of 
A and B are used in conjunction with the nth value 
of AA and A3 for the purposes of computing J±Zn .
It is therefore necessary during the data trans­
fer phase to compute An ^ from An  ^ plus A A n ^
n
and also to 'Store AA m  the appropriate memory.
Also at tne same time the coefficients of J±Z are 
transferred out of the computing element.
Returning to equation 2k2 and figure 5.1, before
the coefficients of A and B can be used to compute
the coefficients of M  they must be scaled by the
coefficients of K, and Ku .— A — B
The operation between the scaling matrices and 
tne matrices is not matrix multiplication^ it is
T he ig/th coefficient of jK^ is multiplied by the 
HyPth coefficient o f i s  operated upon in an 
identical manner i/sin<\
v
This scaling operation requires the use of whole 
word multipliers which were constructed from 
R.O.M. multiplier pairs.
Whether a. , -a. or 0 is presented to the multi-ip* ip ^
plier input depends on the value of €(>••. Similarly.
whether (b .+£h}> “ (b • +8b^;) or 0 is presented 
PJ PJ Pj PJ
to the associated multiplier depends on the value 
of If value of the.. £ input is +1, the
positive value is used, while if it is -1 the
negative value is used, while if it is zero, zero
is used.
This was implemented using the control elements 
whose operation is described in the chapter on the 
Matrix Integrator.
The results of these multiplications are accumulated 
in the Jab register.
The outputs of the J'ab adder are used by the r
register logic rather than the outputs of the X&b
register.
This saves the delay through the Xab register and
means that /lab is presented, to the r register 
logic at an earlier time than otherwise possible 
if ^ a b 1^ • were he±a in the 2"ab register.— J
Por this reason only P-2 clock pulses are fed to 
the 2 at) register rather that P-l clock pulses.
The matrix multiplier can operate in four modes which 
are tabulated below
Code Mode
0 0 Multiply Two varying matrices
0 1 Inhibit A accumulation
1 0 Inhibit B accumulation
1 1 Dual potentiometer mode
The function of modes one and two is enable the multi­
plier to be used as a matrix potentiometer. If in mode 
one constants are loaded into the B R.A.M. and the
input is used for data input, the multiplier performs 
A A B .
Similarly in mode two AAB is computed, while mode three 
is used to compute M  B + A .AS where A and B are held 
constant.
Jse of R.O.M. Multipliers to perform Two’s comple­
ment Multiplication.
As stated earlier in this chapter two’s complement 
whole word multipliers are required so that two 
input variables, that are scaled to maximise the 
use of the available machine register length can 
be multiplied together and produce a result that 
has meaning .
The R.O.M. multipliers used consist of a pair 
of integrated circuits that can multiply two four 
bit numbers and produce an eight bit result. If 
it is desired to multiply numbers of more than 
four bits, the numbers have to be divided up into 
groups of four and multiplied using R.O.M. multi­
plier pairs. The resultant partial products are 
then summed using a Wallace adder tree.
Figure 5.2 shows a four bit R.O.M. multiplier.
Consider two two’s complement numbers X and Y
m
which can be written as X=-1*X +Xx .2 n (246)
o i n
X0 is the sign bit of X
m
is the sign bit of Y Y=-l*Y0+lYn2
Multiplying the two numbers the following is 
obtained
A B (247)
Term B can be produced using R.O.M. multipliers 
Term A can be added into the partial products thus 
producing a 2 ’s complement result.
The requirement for the scaling multiplier is to multiply 
a two’s complement number by a positive five bit number.
>-*
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Thus the equation becomes 
4
X=2.X 2 (242) ^j=0 as the number is always positive
1 n
8
Y= -l’Y 0 +7 ¥  2_m (248)
u ill
J  4 8
X*Y = -Y o'Z xn2_n+ 2x_2_nA Y 2_m (249)
1 1 n 1 m
The resulting number is thirteen bits long
Figure 5.3 shows the required network to implement the 
above equation.
The first term is produced by taking the four bits of 
X and passing the inverse if the sign bit of \  is a 
logic one.
This is added into the partial products along with a
-4 . .carry of .weight 2 if Y 0 exists.
As mentioned in the section on the Zab logic net
ij
control elements have been inserted between the A and 
B R.A.M.. outputs and the multiplier inputs.
Thus when Sb . has the value minus one, -a has to be 
PJ IP
multiplied by . Since the ones complement of a.
ip ip
is presented to the multiplier a scaled carry must be 
added into the partial products to give the correct 
result.
* ~ Q
The value added into the partial products is K±p .2 .
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This requires the use of one extra four bit adder to 
add it into the partial products.
See figure 5.4
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Certain modes of multiplier operation require the
accumulation of an-1 n-1Xp and or tpj" * irrespective
of the values of 6a . and or 6bpj 3 be inhibited.
It is also necessary to inhibit accumulation
• • » n-1
when loading initial conditions into the A
and Bn b random access memories and when examining 
the memory locations using the display system.
The above requires a two output logic network 
for each of the accumulation networks. The 
following boolean equations describe the required 
functions.
a S . V  °i Initial for the A network
sba= ^ l A ^  +Ci ^  ) * Initial (250)
msb = Initial for the network
isb = (ck2^2^ + * Initial (251)
where Initial is a signal that goes low during 
the loading of initial conditions.
"Sand £ are the signals that determine the 
function mode of the Matrix Multiplier
* 6
Mode
0 0 Multiplier mode
0 1 AAB mode
. .  1 0 AAB mode
1 1 Two potentiometer mode
and /^ 1 are the inputs 
and are the AJ3 inputs
Ikb
0^ & Value
0 0 0
0 1 -1
1 0 + 1
1 1 0
Table of Ternary values
irisb and isb form a two digit two’s complement number 
a a
which is added to T a ”"1 .
Similarly msbb and Isb^ are added to ]lBn 1 .
Control Element Control network
The control elements used operate upon the values
of a 9 and (bn7b + b n ) according to the values 
1S PJ
of Sb - and Sa ^  .
In this way and + ^ . )
are computed.
When the value of 6b or Sa^p takes the value
minus one increment a carry must be generated and 
added into the partial products generated by the 
R.O.M. multipliers.
See section on R.O.M. multipliers.
V<ELue of increment Sb pj 
0 
+ 1 
-1
Output of the control element 
0
cP
n
ones complement of a^p
Value of increment Sa 
0 
+ 1 
-1
ip Output of Control element 
0
(tP:1 +
p.j
Ones complement of
When using the display system to examine store 
locations within the A and B memories it is 
necessary to cause the control element to output
u so that the values or the coefficients or n cue 
not corrupted when placed in the R register.
The initial line goes low when the display system 
is used to examine store locations.
The following boolean equations specify the neces 
sary control signals for the control element.
b = (252)
o = Initial
where b and c are the control inputs of the a a
control element
Initial is a signal that goes low when the 
display system is used to examine store locations
o ,n < l
cbV/3 are the two bits comprising the ternary 
a a
value of £ b . .
ij
See figure 5 o
— £^ >°-
-P
MU
o
*•p
©
o
-p
a
oo
-p
S3©
E©
rH
W
rH
OJH
-P
fi©O
IA
LA
©
£
5.7 R register logic
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The coefficients of the R matrix are held in 
bipolar random access memories to n bit accuracy.
Because the coefficients are always positive it
is not necessary to store the sign bit. This
network uses four bit adders to add the value of
X a b 1? , to rn. . the result is loaded into a buffer 
iJ ij
register. Data from this register is loaded into 
the R memory.
Any overflow from the adder is encoded into
ternary using the sign of ^Fab^ * an<3- loaded into
ij
the AZ memory.
The buffer register is arranged such that it is 
loaded with half its capacity when initial condi­
tions are loaded into the Matrix multiplier.
This value is automatically copied into the loca­
tions of the R memory.
See figure 5.6
FULL ADDERS
FULL ADDERS
abclk— —  —  
razwe
2AB REGISTER
FULL ADDERS
rdk
R* REGISTER
ijJ+^ ifSbPj+6a,py^ +«bfj)
R Register Logic Network
Jlgure 5.6
6z . . Encoding
The overflow line fi»om the r register adder is 
encoded into ternary using the sign bit of the 
register containing the value of ac,rij • ’This 
requires a much less complex network than that 
required by the IVatrix Integrator.
in sb = o4Z (253)
i sb = oU
where mso and iso are the most significant and 
the least significant bits of the ternary output.
Z is the overflow bit from the r register adder 
o{ is tne sign bit of tne 2”abn VaJue..
ij
The outputs from tnis network are stored in the 
AZ random access memory.-
5.9 Display Data Control
151
As stated in the previous chapter and the section 
on the display system in cnapter three, the element 
select/element type signals are used to select 
the M.D.D.A. computing element to be used as the 
display bus data source.
These signals are used to enable the logic whicn 
decodes the signals on the display control bus.
Tnis logic is identical to that used with the 
JVhtrix Integrator.
See figure 4.4.
The only difference is the data placed on tne 
display bus.
Time. Slot Jata placed on the Display Bus
0
. n lab + A address
1 R
2 &Z + R address
3
4
5
6
b lp 
a ap*
k + B address 
d Pj
7
3
spare
9 —
Table showing the Jisplay Bus utilization for 
the M.D.D.A. Multiplier
1525.10 Address Generator
The matrix multiplier address generator uses the 
same techniques as were used with the matrix 
integrator.
This generator has been pipelined so that the 
next set of addresses can be generated in parallel 
with the arithmetic operations.
where tne dimensions of the matrices are as follows
A is an Ixp matrix
B is a P xJ matrix
K is a IxP matrix 
-A
K is .a PxJ matrix
Tnus if tne correct sequence of P addresses is
Expressing the required addressing functions as 
a collection of formulae.
Consider (254)
r n . . /a'b logic network the ij th value 
of 2 abn will be computed.
- P(i-l) + (P-D
[B,4B] = J(p-l) + (J “1)
l£>45] = + (j"1 )
(2ob)
[ ] means tne address of a coefficient of a
matrix stored as a vector in a memory.
i 5p,j are the indices of the matrix coefficients.
Note that a ^  is stored in word zero of the 
memory used to store A.
As with the IVhtrix Integrator, because of the
way in which matrices are processed and operated
upon, the addressing requirement for tne R and 
matrices can be met using a binary counter.
Consider the case where a is a 2x3 matrix
K is a 2x3 matrix 
-A
B is a 3x2 matrix
Kg is a 3x2 matrix
Tne sequence of addresses required is as follows
Clock Period Required Addresses
■B,AB,Kg R 5AZ
1 0 0 0
2 ■ 1 2 0
3 2 4 0 1)
4 2 4 0 2)
5 0 1 1
6 1 3 1
7 2 5 1
8 2 5 1
9 3 0 2
10 4 2 2
11 5 4 2
12 3 4 2
13 3 1 3
14 4 3 3
15 5 5 3
1 6 5 5 3
Note 1) X^ab11^  computed
2) 6z11 and r ^  computed
From the addressing requirement, it can be deduced 
that a programmable address generator like that 
used by the Matrix Integrator is required.
An interconnection of binary synchronous counters, 
ROM multipliers and adders to generate a sequence 
of addresses was designed and constructed.
ihree counters were used to generate the indices 
(p“l)5 (j“D  and(i-l).
These counters were used in conjunction with four 
bit comparators, when a counter reaches its maxi­
mum count, tne output of which is used to reset 
the counters to zero. Tne maximum count for each 
counter is as follows, the p counter counts to 
(P-l), the j counter counts to (J-l) while the i 
counter counts to (1-1).
Four bit registers are used to hold the values of 
the matrix dimensions.
The counter limits are computed from these values 
using four bit adders to subtract one from the 
values. Interconnections oetween the counters are 
arranged such that when the p counter reaches (P-l) 
the j counter is indexed by the next clock pulse 
and when tne p counter has reached (P-l) and also
the j counter has reached (j -1) the i counter is 
indexed by the next clock pulse.
When all the counters reset to zero at the same
the
time, the complete address sequence forv Matrix 
Multiplier has been generated.
Figure 5.7 shows the address generator counter 
interconnection.
Addresses for accessing data within tne memories 
are1 computed from the counter contents using ROM 
multipliers as used by the Matrix Integrator.
An additional counter is used to provide the 
address required by the R and AI memories.
This counter is indexed by writing to the AJ. 
memory.
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Again in addition to the.requirement for the 
address sequence, for the computation phase the 
address generator must be able to generate the 
binary count required by the AA, and Az
memories during the data transfer phase.
This is achieved by inhibiting the action of the 
ROM multipliers and comparators during the data 
transfer pnase.
As with the Matrix Inte gcator the operating mode 
of the address generator is controlled by the 
outputs of the phase counter.
Figure 5.8 shows the Multiplier adder network 
which computes the addresses from the counter 
outputs.
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5.11 Matrix Multiplier Timing
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The Matrix Multiplier timing is largely under 
control of the address generator.
However the current phase is determined by the 
state of the phase counter.
Phase counter count Phase
0 0 Idle 1
0 1 Computation Phase
1 0 Idle 2
1 1 Data Transfer Phase
The above table gives the relation between tne 
phase counter count and the current phase.
Outputs from the phase counter are used to enable 
and disable the various memories used by the 
Matrix Multiplier.
Phase Counter Memories Enabled
0 0
0 1 
1 0 
1 1
Memories may be enabled for 
initial condition input
and A 2
Hone
A,A,AB,B and AZ
As with the matrix integrator two signal sources 
are used to drive this counter.
One is an external signal which is used as a 
synchronising signal so that all M.O.D.A. computing 
elements start the computation phase and data
transfer phases at the same time. 1
The other signal is generated internally at the 
end of the computation and data transfer phases 
thus causing the element to enter the idle 2 or 
idle 1 phases.
The clock is started synchronously using the least 
significant bit of the phase counter.
The address generator is used to generate the 
necessary clock pulses and write pulses for the 
Xabn and f register
When the p counter reaches (P-l) the associated 
comparator output signal goes high and indicates 
that the necessary sequence of addresses to 
compute 2>bij has been generated. However as 
the address generator has been pipelined, this 
signal occurs too early and must be delayed. It 
is delayed one clock period to allow the computa­
tion of lab?-: to finish.
A further delay of half a clock period is used 
so that.the signal may be used to gate clock 
pulses to the r register for the computation of
r i j and ^ij-
'This signal is also used to gate memory write 
pulses to the R and AZ memories and the signal 
to clear down the "Jab register.
xiic ciiu ui i/nc uuxiijjuoctuxuii pnase is inQica.'ceQ oy 
all the comparator outputs going to logic one.
Again because the address generator is pipelined
this signal occurs too early and therefore must
be delayed by two clock periods to allow the
r*i
computation of to and- the values
of r. . and £z. , to be calculated, 
ij ij
It is also used to gate a pulse to the phase 
counter thus causing a transition from the 
computation phase to idle phase2*
During the data transfer phase the carry out 
signal from the j counter is used to indicate 
the end of the phase. This signal in a delayed 
form is used to cause transition from the data 
transfer phase to idle _ phase \ -
Figure 5*9 shows a typical timing diagram.
cl
oc
k
<D
63
(15
43
ft
a M
o *
•H 1 ^-P
05 >■ a+> o
a
A
B
,
a
o 0)
o s
<D £
43
+> «H
O
O <D
«H Js
G
05
a CQ
a o
_  bo ! -O
05 I *H
s 1 f-J-P
to
a
05
•H W
B
*H T3
EH a
05
a
<L>
•H CQ
r-H . #v
ft <3?
•H
4-> •k
(H <5
3
S 0)
43
<5 EH
*
ft
52
Fi
gu
re
 
5*
9
cl
oc
k
\
3
ID
00 -fc>cu
J Zt>2
'c
fi
gu
re
 
5*
9 
Co
nt
in
ue
d
Glossary of 'Waveform Fames for Figure 5»9
clock
acclk
abclk
SEClk
rclk
r&zwe
start
finished
System Clock 
Address Counter Clock 
Ak,A,B and -4B Address Buffer Clocks 
2ab Clock 
•R Register dock 
R and AZ Write Enables 
Multiplier Start Pulse
Finished Pulse which indicates that the Current 
Phase has Terminated
Chapter Six
M.D.D.A. Analogue Output Unit
6.1 Summary
This chapter describes the Matrix Digital Differ­
ential Analyser Analogue Output Unit that was 
designed and constructed.
Its purpose is to enable solutions computed using 
the M.D.D.A. to be output to a graph plotter or 
to be displayed on an oscilloscope.
A suggested control unit is also described which 
if constructed would be used to ’’freeze” the 
machine if register overflow took place.
6.2 Overall description of the Analogue Output Unit
The unit was constructed using readily available 
members of 7^00 series TTxj integrated circuits 
and eight bit Digital to Analogue Converters 
(DAC4). The unit has two inputs and performs 
the following operation
I  = J A I i  + Ar2 (256)
where AY]_ and- Alp are the input differences. 
Random Access Memories are used to hold the 
coefficients of Y to eight bit accuracy that is
1
m  fractional representation y . _• is in the range 
-1 to 1 - 2~7 .
The maximum number of coefficients that the matrix 
Y can have is sixteen, of which any four can be 
selected for output as analogue voltages. By 
means of programming inputs the D.A.C.'s were 
set such that they operated with bipolar output 
in the range plus ten to minus ten volts. Thus 
-1 held in if selected would cause an output
_7
of minus ten volts while (1-2 . ) would cause
-7an output of (1-2 ) * 10 volts.
Arithmetic Logic
The Arithmetic Logic was implemented using four 
bit full adders, four bit by sixteen word R.A.M. s 
and four bit D type registers.
The Y matrix is held in an eight bit by sixteen 
word memory constructed from two R.A.M.s, while 
the two input matrices AY^ and A Y ^ are held in 
one R.A.M.
During the computation phase the input coefficients 
&ijl anci &  ij2are converted from ternary form 
into a two complement number using full adders 
and a four bit full adder. This two's complement 
number is then added to y ^ 1 to form y^—  using 
four bit full adders. The result is loaded into
a buffer register and into a D.A.C. buffer register 
if one has been selected. These registers were 
constructed from four bit D type register inte­
grated circuits.
it
$ ±j is then loaded into the Y R.A.M. under the 
control of the timing generator.
Figure 6.1 shows a simplified diagram of the 
Arithmetic uogic.
Figure 6.2 shows a timing diagram.
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Glossary of Waveform Names for Figure 6»2
CLOCK System Clock
START Output Unit Start Pulse
YACCLK Y Register and Address Counter Clock
YWE/ABCLK Y Memory Write Enable, and Address Buffer Clock
DABCLK D.A*C Buffer Clock
FINISHED Finished Pulse which, indicates that the Current
Phase has Terminated
D.A.C. buffer register control
The Output unit was designed with a word length 
of eight bits because D.A.C.s of this word length 
were readily available at reasonable cost.
However in order to reduce the cost of constructing 
the output unit number of coefficients of Y that 
may be output as analogue voltages is limited to 
four.
Consider the matrix Y which has 8 coefficients
where y^ and y^ are flagged.
Then will be loaded into output buffer 0, y^ into 
buffer la y 5 into buffer 2 and yg into buffer 3.
Control of the loading of the D.A.C. buffer 
registers is achieved by using an additional R.A.M. 
to hold flag bits for the Y R.A.M.
y
Thus each coefficient of Y has associated with
it a flag bit which is set to one3 if the coeffi 
cient of Y is to be loaded into a D.A.C. buffer 
register.
The flag bit is used to gate the clock pulse to 
the buffer register clock control circuit.
(See figure 6.3 for a logic circuit of the D.A.C 
buffer register clock control.)
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3
The clocx control circuit is constructed to gate 
tne y buffer register clock so tnat if a particular 
coefficient of Y is flagged the D.A.C. buffer 
register is loaded at tne same time as the y 
buffer with yk
Selection of a particular buffer register is 
accomplished by using a counter to control a 
clock gating circuit. Every time that a buffer 
register is loaded, this counter is indexed, 
thus blocking tne clock pulse to the register.
y register overflow detection
This M.D.D.A. element is equipped with y register 
overflow detection logic so that if a coefficient 
of Y that is not output as an analogue voltage, 
overflows the occurrence is detected.
If a displayed coefficient overflows tne dramatic 
change in the sign of the solution would be 
immediately noticed.
The conditions for arithmetic overflow are that
I) the sign of y^- and are the same
k +1II) the sign of yqj is different from the sign
y ij and
Thus if tne sign of yf- is y , sign of y*
IJ • ° OL J
is and sign of tne result is y a logic net
implementing the following boolean equation will  ^^ 6 
detect overflow.
ovf = toliy0yr (257)
6.6 Output Unit Address Generator
Tne address generator is used to present the 
memories which hold Y AY -^ and A Y  ^ for correct 
operation of the M.D.O.A. output unit.
Consider tne formula below wnich describes the 
operation of the unit
„k+l ,7k , AT7 k+1  ^ A.x7 k+1 
£ = Y + All + AI 2 (258)
k 1where Y •is the k th value of the matrix Y and
k+1 A.,T k+1 
*
input matrices.
Aii . 4  Y^“ '^  are che k'th +1 values of the
Consider tne case where Y, AY^ and A Y  ^ are 
n by m matrices.
Thus 2 5 8  can be rewritten as
k+i
' t o , .
ktl
fiJSn- - -.fH*
+i
W . + s j w v  • w  *y-w v^-- - W  \6** «ui/
(259)
Noting that tne matrices are stored as vectors and 
considering as an example 2x2 matrices.
Thus 260 can be rewritten
167
yll + 6ylll+&y112 - ^ l ^lil
y12 + &/121+'Sy122 — y12 + Sy121 + ’ ^121
y21+Sy211 + Sy212 y21 & 2 U
CMf—1
C\J
€3
y 22 + ^y 221 + Sy222 y22 ^22-1 ^222
or if the following notation is"'used Y [ o] is the first 
element of natrix Y
Y [0] + AY [0] 1+AY [0] 2 Y[ol Ay £°3 1 2
Y [ i + AY [3] 1+AY[1] 2 = y W + + A -* m  2
Y [ 2] + AY [2] 1+AY[2] 2 Y[2] AY[2] 1 AY [2] 2
Y [t * AY [3] X+AY [3] 2 Y [3] A y [3] ± AY[3 2
it £cua seen from the example that the required sequence 
of addresses for the computation phase is straight count 
and is tnus the simplest of all the address sequences 
that occur in the M.J.D.A.
In common with all the M.D.D.A. computing elements the 
address sequence required for data transfer is a simple 
count.
A binary synchronous counter is used to provide the 
necessary sequences of addresses. As with all the other 
M.D.f.A. computing elements the address generator uses 
a pipeline register so that the next address required 
can be computed at the same time as the current arith­
metic operation.
See figure 6.4.
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6.
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Uircpux unit uomroi ana Timing
As. with all the other M.J.D.A. computing elements 
a phase counter is used to control the element.
The phase counter outputs are decoded and used to 
enable and disable the memories as appropriate 
for the phase of operation.
The output of the phase counter is also used to 
synchronously gate the system clock for the comput­
ation and data transfer pnases.
Phdse Counter Outputs Phase
^1 Qo
0 0 Idle1
0 1 Compute
1 0 Idle 2
t—1 
i—1 Jata transfer
Table 6.1
6‘ I
Tabled shows the relation between the current phase 
of the machine operation and the phase counter count.
Phase Counter Outputs Clock Y memory 
enabled
Y memory . 
enabled
i—1 ^0
0 0 fes/no Yes/No Yes/No
0 1 . Yes Yes Yes
1 0 No No No
1 1 Yes No Yes
* See text for explanation
Table 6.2
for the various machine phases.
The first row of entries depends on whetner the 
initial condition line is low or not.
If the line is low the M.C.J.A. is set up for 
initial condition loading either from the paper 
tape reader or from the machine front panel. It 
is thus necessary to enable the memories within 
the output unit so that data may be loaded from 
the data bus. The transitions from idle ^ to the 
computation phase and from idle 2 to the data 
transfer phase take place due to the synchronising 
pulse while the otner two transitions are caused 
by a logic signal from witnin the timing generator 
at tne end of the computation or data transfer 
phases.
Using tne least significant bit of tne phase 
counter as the input to a J type flip-flop provides 
an internal clock for the output unit.
The various clocking and writing pulses for use 
within the output unit are derived from this clock. 
See figure 6.5
Initial Condition Input
Tne initial condition data and the necessary memory 
addresses are taken from the data bus into the unit
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via multiplexers which are interposed between the 
Y register and the _Y ram and also between the 
address generator and the address port of the _Y 
R. A.M.
These multiplexers are made to select the data 
bus by the initial condition line being set low.
When the output unit is selected the data bus 
write line pulse is gated into the unit thus 
writing data into the Y ft.A.M. and loading zero 
into the corresponding R.A.iffi.location.
6.9 Display Bus uontrol
Wnen the output unit is selected the display 
control bus. decoding logic is enabled, tne out­
put of which is used to enable the trista'te 
buffers.
These tristate buffers are connected to tne ^ 
outputs of the Y register and via inverters to 
the JY ft.A.M. address lines. Thus when they 
enable the data is placed on the display bus.
The tristate bus drivers are enabled at time 
slot zero. (,See chapter on overall system).
.10 Overflow Control
The M.D.D.A. was originally designed to include 
a means of freezing the machine on overflow, so 
that the causes of the overflow could be investi­
gated by the user.
It was decided that the machine would be frozen 
at the end of the first data transfer phase after 
register overflow occurred.
Tnis was to be done by using the overflow outputs 
from the M.D.D.A. computing elements to trigger 
a logic net which would innibit the synchronising 
pulses used to initiate the computation and data 
transfer phases.
However there, was not time to implement this piece 
of logic whicn is shown in figure b.6.
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Using the M.P.P.A. to solve Differential Equations
7.1 Summary
Tnis chapter describes some of the ways in which 
the M.D.D.A. can be used.
rhe way in whicn the M.D.D.A. elements can be 
interconnected to solve Linear Differential 
Aquations is considered.
Problem scaling in order that solutions make 
full use of tne available machine dynamic range 
and thus maximise accuracy is also considered.
Finally the'application of an M.D.D.A. to Control 
System Simulation is investigated.
7.2 M.D.D.A. Schematic Symbols
The symbols used in M.D.D.A. interconnection 
schematics are given in figure 7.1.
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Consider the Matrix differential equation
X( t ) - A X(t) (2b3)
where X(t) and X(t) are n element vectors, A 
is an m by n square matrix and the initial condi­
tion is S).
noting that X(t) = dX(,tj
dt (264)
dX(t) = X(t)dt 
Combining witn equation 253 with 264
dX(t) = A X(t)dt l2o3)
A solution to the above equation can be obtained 
using an M.C.J.A. integrator-that has input scaling 
natriceSj by connecting the inverted output to an 
input.
Ihe Y registers of the M.u.J.A. integrator contain 
the solution vector X(t).
As it is not possible to gain access to the inte­
grator Y registers for connection to digital to 
analogue converters (D.A.C.s) it is necessary to 
reconstruct the solution from the integrator output.
Noting that tne integrator output is X(,t;dt the
matrix multiplier unit to compute dx^t; from 
X(t)dt.
Tne matrix multiplier is used in a matrix 
potentiometer mode, that is tne A matrix is held 
constant and the B input is fed with X(t)dt, 
but the increments are not accumulated so AX(t)dt 
is formed..
This output is then accumulated by the matrix 
output unit and selected elements of the solution 
vector are converted to analogue outputs.
Tnus tne M.D.D.A. can be used to solve matrix 
differential equations by interconnecting M.D.D.A. 
elements as shown in figure 7.2.
7.4 Scaling problems for solution on the M.D.D.A.
The matrix integrator has an effective Y register 
length of nine bits and requires two trigger 
pulses to complete one solution iteration.
Thus if the period of the trigger pulses is 1s
tne integrator gain G = 1
2 ts 28 1,266;
G = 1 
T s 29
i m
‘Taole of integrator gains
175
Trigger pulse period Integrator gain ^to 3 signifi­
cant figures)
100 1.953 x 101
500 As 3.906
1000 JJ^ S 1.953
5 0 0 0  /is 3/906 x 10"1
Tnerefore when solving equations of the same form
as 1) it is necessary to divide all the coefficient's 
of the Matrix A by G to form so as to compute 
the desired solution.

e.g. recasting equation 263
X(t) = G A X(t) dt + Xo
; Go
176
(267;
As the matrix output unit Y registers are only eight 
cits long while the integrators Y registers are nine 
bits it is necessary to include a scaling factor of 
0.5 in the multiplier coefficients.
it should be noted tnat the multiplier performs the 
following operation.
A£ = i t A  Ka + AA I B  + £B) K J
B
(2 6 8 ;
which reduces to
42 = 1A 42 •> (269)
for matrix potentiometer operation
Consider
ik
vx2/
x-, \ with Xo =
x,
x 1 (0) 
0
( .270 )
Integrating w K t
K  i
i H
xx j dt + jx^o)
0
0  /
(271;
if the integrator gain is G
the above becomesif®
G - °^/G 1/G
A-<VG 0 •
xi at (^(o) (272;
The multiplier matrices are as follows
r n
A f-kC^/G -4/G 
\-4c^/G 0 t
1273;
K 0.5 0.5 ^274;
0.5 0
Since the multiplier automatically scales by 0.25.
The above method assumes that none of the Y registers
involved will overflow^ however if it is necessary it 
is possible to amplitude scale.
Consider the previous problem, the solution could be 
made more accurate by making sure that the solution 
made as much use as possible of the machine dynamic 
range.
e.g. assume in the previous problem that x  ^ does not 
make full use of the dynamic range of the machine, but
that x 2 would.
Thus the matrices would become
and for the multiplier
for the integrator 
and
jlo dDbumea m a t  a n  matrix coefficients will 11
remain in tne range minus one to less tnan one.
The solution vector held in tne Y registers of the 
integrator is now
T
y/a-xj
■Noting that tne output of tne M.D.D.A. integrator 
is X^t;dt it is possible by choosing multiplier 
coefficients to obtain scaled versions of the 
integral of the solution vector.
So far only equations of the form X_ = A X where 
X and X are vectors have been considered, however 
the M.D.D.A. integrators constructed can operate 
on equations of the form ^ = AZ whereAZ and Z_ 
are n by m matrices and A is an n x n matrix.
Thus it is possible for instance to solve an
i
equation of the form Xfr)= A X^for a set of m  initial 
conditions producing simultaneously a solution for 
eacn initial condition.
Consider
- / - 1\ /x(t) \ dt + /x1 ^o)\ (277)
x^t )J J  V70L, 0/ \x2(t)/ vx^oj
where a solution is required for two different 
initial Condition, vectors
The above becomes
x1 (r) x^(t)
(x2 (t)
r /v
x1 (t) x^(t)\dt
X 2 ( t )  X ^ J  (  t  ) ;
+ / xi (o) x^.(o) 
x2 Co; x^(o)
x'278;
This equation can be solved using tne intercon­
nection shown in figure 7*1 with the following 
coefficient matrices.
For tne integrator A^ =
1/G
2/G
(2 7 9 ;
and for the multiplier
and
f-1t°^/
{-H^/
G
A  —
“ A “
\
0.5
0 j
(23 0)
It is possible to use the M.D.D.A. to solve sets 
of simultaneous differential equations of any 
order.
This can be acnieved by interconnecting the 
M.D.D.A. computing elements in the same way as 
one would for solving a single differential 
equation of tne same order on a scalar D.D.A.
consider a x t a ua t ua - w 
dt2 dt
2rearranging d x -a dx - bx (282)
dt
d dx 
dt dt
adx - bx 
dt
(283)
dx = - aax - bx dt 
dt
(28**)
which can be solved using tne interconnection 
shown in figure 7-2 using integrators with input 
potentiometers.
Now consider tne following matrix differential 
equation
which can be rearranged as before giving
which can be solved using the M.D.D.A. inter­
connection snown in figure 7*3
This simularity occurs between other inter­
connection schematics for instance, multiply 
and reciprocal interconnections, the latter in 
the M.D.D.A. generates the inverse of a square
d 2X + A dX + BX = 0 (2 8 5 ;
dX A dX - B X dt (286)
dt
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7.5 Applications of an M.D.D.A.
The M.D.D.A. can be used to compute solutions to 
any problems that involve sets of linear differ­
ential equations.
For this purpose the M.D.D.A. should be connected 
to a general purpose computer whicn would be used 
for computing initial conditions and scaling 
factors. The class of problems mentioned includes 
control system simulation and compensation of 
multivariable control systems in cases where a 
general purpose computer is too slow.
7 .6 Control system simulation
Consider the following equations which describe 
the open loop performance of a system which is 
assumed to be fully observable and controllable
It is desired to use unity gain feedback and a 
device with gain the forward path to compensate • 
the system
such that U = K (R - Y) (288) where K is the
X(t) = A X(t) t B U(t) where Y is the out 
put and U is the 
input vector
Yv't; = CT X(t) (2 8?)
gain matrix and R 
is tne system input 
vector
182
rearranging equation 28 7
M  = ~ + 5 2.) indicates a change
in a vector or 
£Y - C1’ £X matrix
(2 8 9 ;
Equation 288 becomes = K(AR - ^Y) (290)
Substituting equation 290 into equation 289
M. - (A X + B K (£R - _^ Y) ) dt (2 9 1 )
M  = £ r M.
These equations can be set up on the configuration 
shown in figure 7.^ which uses a three input 
matrix integrator witn input potentiometers and a 
multiplier in its potentiometer mode.
Thus the response of the sysi:em can oe determined 
for a given input and various gain matrices K.
It should be noted that any scaling problems 
that might occur have been ignored.
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Chapter Eight
183
Experimental Results
8.1 Summary
This cnapter contains examples of uinear Differ­
ential Equations the solutions of which have been 
computed using an M.D.D.A.
The equations that nave been solved are listed 
with their associated initial conditions.
Tne exact solutions and computed solutions are 
compared for eacn of the listed equations. Finally 
the results are analysed and tne errors in measure­
ment considered.
3.2 The M.D.D.A. was used to solve the following
uinear Differential Equations.
1*4
= G2 3.90625xlO-3y (292)
dt
with tne following initial conditions
y(o) = l-2'7
y /(o) = 0
where. G is the M.D.D.A. integrator g^in
A pair of uncoupled .uinear Differential Equations
= - G3.125xlO_2y (293)
dz
2
^ 4  + D . 125 G dZ + 3.90o25xlO"3 G2Z = 0 ( 29^ )
dt
Note this equation is critically damped
The following set of initial conditions was used 
y(0) = 1-2'7 
Z(0) = 1-2-7 
Z' (0) = -G.I25 G(l-2~7 )
where G is the M.D.D.A. integrator gain
2 1f
+ 3.125x10 (Hy + 3.90625xiO_3G2y = 0 (295)
dt dt
Note the damping factor for this equation = 0.2p
The following set of initial conditions where used
y(0) = (1“2~7 )
y'(0) = -3.125x10 G(l-2- ' )
where G is the integrator gain.
The integral of the solution was plotted rather 
than tne solution.
4
+ 7.3l25xlO~3 G2d 2y + 7.629394531 xl0“°G*y=0
dt
^  (296)
Note the coupling coefficient for this equation=0.5
The following set of initial conditions where used
y(c) = 0  
/'(0) = 0.5 
/" (0) = 0 
J'" (0) = 0
where G is tne integrator gain
3.3 Consider differential equation 292
d fy  = - ^  h
. dt2 n
with the following initial conditions
which has the exact solution
y := (1 - 2-7) Cos Ojnt (297)
Now consider the problem recast in matrix form
(293 )
- Lu 0 / \xa
-7with initial conditions -x^(o) = 1-2 '
X£(o) = 0
Note x-, = y1 J1
n
Consider this equation set up on the Matrix D.D 
Configuration shown in figure 7-2 and noting th 
integrator gain K and sign reversal
The Matrix equation becomes
- - a / 0  UJn \fx„\ (299)
A
w
Using the following matrices A Q = j 0 0.0625
[-0.0625 0.
A =/0 0.5V and K, = 0 0.5| (3 0 0 )
10.5 0  / Vo. 5 o
with the given intial conditions and a system 
sampling period of 2x330 usee a cosinusoidal 
solution of frequency(J is produced. Where
187
kJn = 3*699x10 rad/sec to 3 significant figures 
for the exact solution.
Using measurements taken from the plot of the 
solution graph 1  a computed period of 1 6 . 9 6  seconds 
'is obtained
which gives the solution frequency as UJn - 
3 . 7 0 5  x 1 0  ^ rad/sec to 3  significant figures.
Using Z transform theory to compute the solution 
frequency, gives the result 3 .b9 oxlQ 1  rad/sec
It can be seen from graph 2 'which is a phase 
plane of the solution, that the solution is 
bounded in amplitude and that the solution neither 
expands or contracts.
The solution was run for many cycles to obtain 
the phase plane and the slight distortion of the 
trajectory obtained is due to slight differences 
in gain of. the plotter for the x and y axes.
Taking amplitude measurements from graph 1 it 
can be seen that the amplitude varies from plus 
O . 9 9 8  to minus 1. The exact amplitude cannot be 
determined due to inaccurraces in the method of 
measurement.
8.4 Consider tne linear differential equation pair 
293 and 294
in
;gr
Q_
O
o o

dy - -ay
dt
— 7 /with y(o) = 1 - 2 and y (o)
d2Z + 2P U  dZ + W 2Z = 0 
2 n n
dz dt
= 0
with Z(0) = 1 - 2~7 and z' (o) = )
n
The damping coefficient p is set to one thus 
making the equation critically damped.
The exact solution to equation 293 is 
y=(l-2_7)e'at (3 0 1 )
while the exact' solution to equation 29H is 
Z = (1-2-7) ((1- dt)e"0t't ) (302)
-7
how consider tne problem recast in matrix form
° V xi \(- a
X 2 0
h 3 J \o
W  ojTn n
x, (303)
n
with intial conditions
3/
x1 (0) = 1-2
x2 (0) = 1-2
Xj(0) = 0
-7
-7
note xX1 = y
X2 = z
x2 = z
x 3 =
0
188
Now consider the equation set up on the M.D.D.A. 
configuration shown in figure 7.2
Using the following matrix coefficients
A G - f- 32
0
o-
(304)
A =
K
VOf—1
1—11
0 0
0 ;1'2 +1/
\ 0 X/4 0
( 0.5 0 °\
0 0.5 0.5
V o 0.5 0 /
a system sampling period of 2x326 usee and the given 
initial condition we get an exact solution to the • 
first equation of y = (1-2 ^)e ^ '^ 72x10 o with the 
time constant rounded to three significant figures
Using a system sampling period of .2x540 usee and the 
given initial conditions gives the exact solution to
-1
the second equation as Z=(l-2 ^ ) (1-5.59x10 1t)e~^‘^ x^Q ^
with time constants rounded to three significant figures.
'Paking measurements from graph 3 the following table 
was produced
Time in Seconds Solution amplitude
2 O . 6 7
4 0.47
6 0.33
8 0.23
10 0.54
12 0.11
14 0.07
16 0.05
Using the linear regression program from the Texas 
Instruments programmable calculator applications library 
page 43 the following results were computed.
Correlation coefficient = -0.9996 to 4 significant
figures
Computed value of time constant = 1.663x10 ^seconds 
Computed value of initial value = 9♦979x10"^
Computed solution y = 0.9979 e 0.l363t (304)
Now consider the curve of the solution to equation 294 
and the exact solution.
It can be seen that the solution will pass through 0 
at 2.735 seconds and reach its minimum at 5.571 seconds.
Taking measurements from the curve, it is found that 
the solution reaches o at 2.840 seconds and its minimum 
value at 5.66 seconds.
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This gives the computed solution as 
Z=(l-2-7) (l-0.352t)e~0‘552t (305)
191
8.5 Consider .Linear Differential ^nation 295
_7
with initial conditions y(0)=l-2
wnere = kj/i-p‘
• yd n
0 = Cos-1 (/ 1 - ^ )
y'(0) = -2/S0J (1-2-7)
n
which has an exact solution
y=(l-2 ’A e  ^ yi'Cos ( 00 t - £>) (306)
v / ~ 2  d
3.-/0
Dow recasting the equation into matrix form we get
-A (307) '
0 / \x„ )
I ('
2/0^
1*2/ V
O1
where x^ = y
x(o) = y (0 )
v *• t\ 7
X 1 . y
X1 (0 ) = 1 - 2 " 7
Now the integral of the solution is required scaled
by - OJ ^ 
n
This can be obtained by noting that the output of 
the integrator is j x^j dt and that X 2 = -(/) .
. . . . . 192Thus by setting the multiplier coefficients it is
poss 2ible to obtain
The integral of the solution obtained is
n
-poj t
/
ydt = (1-2 ()(-l + Sin +
V ±-pr
(308)
-lwhere D = Cos p  
and 6Jj = l- ft
In order to prevent output unit register overflow 
it is necessary to provide a positive offset by
_7
using an initial condition of (1-2 ).
Using the following matrices
16
0
(309)
A = 0
- 1 /
and K 
-A
/
with the given initial conditions and a system 
sampling period of 2x328 usee gives the following 
exact solution
_2 193
Jydt = -(l-2~7 )(l-e~9 -5Qt|xl° t Sin(3. 6O3xlO-1t+0))
O.998
(310)
where 0 = 1.318 radians
If the positive off set is added to the solution 
the following equation results, which is the one 
plotted
ydt + (1-2-7)= (1-2-7) e~9 -3Qi<x10 tSin(3.6O3xlO_1t-0) 
_________________________ 0.998______________ (311)_______ '
Taking measurements from the graph of the solution 
the following table was produced. 1 See graph T & f
t seconds Modulus of peak amplitude
0 9.46
8.8 4.52
17.44 1.86
26.08 1.04
3^ .88 0.34
faking ■. iv--- of the amplitudes and using the least 
squares curve fitting program previously mentioned 
the following results are obtained.
Correlation coefficient of data = -0.9961
- 2  . . .
Time constant = - 9 *3 2 2 x 1 0  to 3 significant figures
Taking a measurement from the graph the first
zero crossing occurs at 5 *12 seconds which gives
a value of A  - 0.282 radians for 0 
7
0 = 1 . 2 8 9  radians
•raxing rurtner measurements from the graph of the 
solution a period of 17.36 seconds for the
waveform (s I.
This corresponds to a repetition frequency (y- of 
3.619x10 ^ radians/second.
The initial value of the curve is 0.926 whicn gives 
the plotted solution as follows
ydt = 0.923e'9,322xl0_2t Sin(3'6l9xlO_1t+t0) (312)
where ^ - 1.289 radians
Therefore the exact solution is as follows
- 2 ,
ydt = -(1-2-7) (1-0. 923e"9-322x10 11 sin( 3. 619 xl0-1t *0 ))
(313)
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Consider the Linear Differential equation (296)
ii 2  p 4
d y + 8 ,1fr/n d y + ' y = 0
I t 1" (l-K2) dt^ (1-K2)
Now consider the above equation recast in matrix 
form where y =
x.
3
\X4
;2/(i -k 2
il
0
l4n
1 0
0 M
(3 m
0 1 0 X2 1
0 0 1
i
x3
0 0 of
with initial condition X = /0 \
0 /
x 2 (0 )
0Vo /
which has the following exact solution
xn= ( 1^ 2 sinfu)2t)"^ i sin (315)
M . u r : ,2 2AJ - IfJ 
2 1
where 6^ -  (Jj
 il_
VTT-K)
u)2 - H
V T w )
The solution has a peak amplitude of 1
iVi't4
Now consider the equation scaled to prevent register 
overflow, set up on the M.D.D.A. configuration shown 
in fi gure 7.2
Using a system sampling period of 2 x it08 usee gives
an integrator gain of 4.787 to '3
following matrices ft
f° U 1 6 00
U i s
0 0 0\ 1 /32 0 0
\
/lb
(316)
A 0
■1 ■ 0 
J 0
-1 /4
X/2
0
/ 2
-A
/ 2
/ 2
1
0
0
/ 2 0
X / 2
0
0
12
which give the following exact solution
x 1 =x 2 0.299. (1.27b Sin 0 .lo2t-3.079Sin0. 391t) (317)
using x 0 = 0.5
gives |x^ max = 0.651
Thus if the solution is stable register overflow should 
not occur.
However when the solution is run on the M.D.O.A., it 
slowly grows in amplitude until register overflow occurs
Taking measurements from the graph of the solution while 
noting that the solution is a ’’high frequency” sinu­
soid superimposed on a ’’low frequency” sinusoid the 
following results were obtained.
Period of ’’high frequency” sinusoid 14.4 seconds
Period of ’’low frequency” sinusoid 36 seconds
These periods correspond to frequencies of 0.436 
radians/sec and 0.175 radians/sec respectively.
See graph 7 .
8.7 Analysis of Sesults
The examples given indicate the way in which the 
current implementation of an M.D.D.A. can be used 
to solve various differential equations.
Thus it is shown that the machine constructed per­
forms in a specified way. <phe numerical values 
computed from the solutions should not be used as 
a basis for detailed error analysis.
This is because the measurements taken from the
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198results are of limited accuracy. If it is desired 
to perform detailed error analysis, it is much better 
to base this on the results obtained from simulations 
carried out on a general purpose computer. In a 
previous chapter detailed analysis of the solution 
of dfy = -al\)^ was carried out using Z transforms.
dt ’
The results of this were that the desired solution 
would grow exponentially in amplitude and that a 
spurious solution would be produced.
However as we have seen the solution computed is 
stable in amplitude, this discrepancy is due to the 
theory neglecting A register roundoff.
Thus it would appear when roundoff is ignored and 
also slew rate limitation by the theory as a rule 
of thumb very small effects and very large effects 
should studied carefully as they may disappear in 
practice.
Conclusions
9.1 Summary
In this chapter areas of application of the 
scalar D.D.A. and M.D.D.A. are considered.
Tne scaling problem as it affects M.D.D.A.s 
is considered and metnods of avoiding tne 
proolem are discussed.
As improved M.D.D.A. structure is described 
wnich uses indirect addressing to improve 
coefficient memory utilization, multibit data 
transfer and an integration algorithm with 
reduced truncation error to improve the overall 
machine accuracy.
Finally the overall research project and its 
results are considered.
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9.2 Comparison of an M.D.D.A. with a conventional 
scalar D.D.A.
Tne M.D.D.A. integrator effectively timeshares 
the arithmetic nardware between many integrators, 
therefore for any given system of equations the 
M.D.D.A. will take longer to compute a solution 
than the scalar D.D.A.
However because of the nature of matrix opera­
tions a large proportion of trie interconnections 
that would be required by the scalar D.D.A. have 
been effectively absorbed into the M.D.D.A. 
integrator.
Consider an ntn order differential equation set 
up on a scalar D.D.A., this requires an inter­
connection system that, can interconnect n inte­
grators.
Interconnections under program control are expen­
sive and the cost increases as the number of bius 
in the data transfer increment or number of 
integrators increase. Thus the M.D.D.A. should be 
used where either the cost of the conventional 
D.D.A. hardware is too great or where a reduced 
solution rate can be tolerated.
Assuming a scalar D.D.A. requires two clock periods 
per iteration, one for computation and the other
for data transfer, tne uype of M.D.D.A. that we are
proposing would take 1.5n times this per itera-
y OrcUf
tion for an nt {^differential equation.
It is suggested that a suitable M.D.D.A structure 
will be able to show a speed/cost advantage over 
a general purpose computer.
The concept of an M.D.D.A. structure than contains 
elements that can be interconnected should be 
retained unlike the machine proposed by Baker and 
MjJrea. This is because by interconnection a 
problem can be partitioned and solved on two M.D.D 
integrators when the problem is too large for one 
or perform a nardware speed trade off.
It is also our opinion that the future for the 
M.D.D.A. is as a special purpose computing element 
connected to a general purpose computer.
9.3 The Scaling Problem
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When solving problems on a fixed point D.D.A. 
whether of the scalar or matrix variety the problem 
has always been to make the best use of the machine 
dynamic range in order to maintain solution accuracy. 
This problem was aggrivated in early D.D.A.s by the 
shortness of the integrator registers.
As a result of the above a number of authors have 
suggested methods of scaling which rely on linear 
programming techniques which may or may not provide 
a set of scaling factors for a given problem.
The scaling problem could be completely avoided 
by constructing D.D.A.s using floating point aritn- 
metic, however this means that the basic simplicity 
of the fixed point D.D.A. is lost.
Floating point arithmetic would probably nave to 
be implemented using sequential methods as a fully 
combinational floating point arithmetic unit would 
be very expensive to construct.
As floating point operations would take a much 
longer time to execute, a larger interval would 
have to be used by the integration algorithm..
This would mean chat for a given truncation error 
a more complex integration algorithm would have 
to be implemented which in turn would take longer
to execute.
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Baker has suggested in his paper describing a 
proposed M.J.J.A. that Gobal sliding point arith­
metic should be used in constructing J.D.A.s as 
it alleviates the scaling problem wnilst main­
taining the basic simplicity of the fixed point 
D.D.A.
The arithmetic works having a single exponent 
register for the whole machine such that when a 
register overflows because a machine variable has 
grown too large, the contents of every register 
is shifted one place right and the exponent regis­
ter is incremented.
Baker states that solution accuracy is not improved 
when machine variables become too small by shifting 
left, so all machine underflow is ignored.
It is considered because of its basic simplicity 
that Gobal Sliding point merits further investi­
gations. However it should be noted that the 
advantages of G.S.P. are obtained at the expense 
of the accuracy of the smaller machine variables 
and that the problem of providing sufficient 
dynamic range for potentiometer coefficients whilst 
still maintaining accuracy remains.
O A [I
An Improved flktrix Digital Differential Analyser
Structure
It has been demonstrated that it is feasable to 
construct a M.D.J.A. out of available TTL SSI and 
MSI components. However.^ * the machine produced 
was meant to prove a point and thus was kept as 
simple as -possible. There are a number of points 
in its structure which if changed would lead to 
improved performance. The following areas would 
benefit from improvements* storage of matrix 
elements, data transfer between M.D.D.A. computing 
elements, and the integration algorithm used to 
perform integration.
These areas will be dealt with in turn in the 
following sections.
Matrix element storage and memory addressing
The current implementation of an M.D.D.A. for 
simplicity and cost stores all the elements of a 
given matrix as a vector consisting of sub vectors 
which comprise the rows of the matrix.
Consider the following problem X = A X (318) 
where A is an n x n square matrix and X is an 
n element vector.
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The solution is given by solving using an M.D.D.A.
= A X dt (319)
where A X = (320)
It can be seen that equation 320 requires the
multiplication of a matrix and a vector.
Now consider the case where 318 is the matrix 
representation of a nth order linear differential 
equation, and as such A has a number of elements 
which are permanently zero.
2
If all the elements are stored an n word memory
is required to hold A.
However by inspection there are only 2n-l non zero
elements in the general case and thus the memory
2
utilisation percentage is given by (2n-l)xl00/n .
Thus as n increases this percentage decreases 
quite rapidly as is shown by table
Order of System MU/*
2 75
4 43.75
3 23.4375
12 15.9.
lo 12.1
20 9.75
Table of Memory Untilisation Percentage
Epom the table it can be seen that any storage scheme that 
stores? only non-zero values would require a much 
smaller memory for a given problem.
Using a typical bipolar technology memory size as 
an example, it can be seen that for a 256 word 
memory storing all elements means that the highest 
order D.E. that can be solved is a sixteenth order 
equation. While' storing only non zero elements 
the highest order O.E. that can be solved is an 
128th order equation giving an MU> value of 99*61*
Another advantage of storing only non zero values 
is that for a given order of equation the system 
sampling period can be shorter.
Consider equation 520 again and rewriting it in 
subscript notation
AC = AAA becomes 
n-1
de . • = X  a
K=0 kj
(321)
but since is stored only
equation becomes
if it is non zero the.
a-- i 0 a. 'x . 
x k  i k  kj
a., = 0IK + 0
(322)
Note a.- i 0 means that a. is not a permanently 
ik ik
zero element of A.-
wuw ue<jau.;3e ux uxic w<x,y x.u wiu.t;ii one e±emenob ox
A are stored they can be accessed in order by 
using a straight binary count during the matrix 
multiplication operation. However in order to 
access the elements of the vector X it is necessary 
to generate a sequence of addresses depending on 
the location of the non zero elements in the 
matrix A.
Probably the simplest way of generating the neces­
sary addresses for the vector X is to use a RAM 
to map the A matrix addresses to the memory loca­
tions holding the vector elements.
This RAM would have to be loaded with the necessary 
addresses at the same time as the machine was being 
loaded with initial conditions.
In the case of the nth order D.E. this mapping 
RAM would have to contain 2n-l locations.
The only case considered so far is where A is 
multiplied by a vector, now consider the case 
where it is multiplied by another matrix.
which in matrix difference notation is written as
Consider C = A B (323)
Ac = (A + AA) B + AA B (324)
which in subscript notation becomes
((a ., + d a .. )db< . + d a ., b. .) ik ik kj ik kj (325)
Now if only the permanently non zero elements are 
eta
stored^equation becomes
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d c  = a 5*0 and b . ^0 
ij ik kj
or + 0
(326)
Note a., 5*0 means that a is non permanently zero
+ means that the value of the expression is added 
to the sum
a s  now neither matrix has elements which can be 
accessed by an address which is just incremented 
it is-now necessary to use mapping RAMs for both 
the memories containing the matrices.
The number of words required for the mapping RAMs 
depends on the number of non zero elements the 
matrices nave in common when the matrix multipli­
cation operation is considered.
Up to this point only situations have been considered 
where both the matrices concerned are completely 
independent of each other.
Consider the following differential equation
where some of the elements of A are elements of 
the vector X.
X = A (t )X (327)
The equation 327 becomes, when written in matrix 
difference notation
AX = A (t)X dt (323)
which expands to
M  = , ^ ( ( a + M )  Ajc + AAX)dt (329)
An example- of the type of equation mentioned is 
as follows
In order for the M.D.D.A. to be able to handle 
such a problem type it is necessary for the mapping 
R.A.M.s to specify not only an address but the 
memory as well. Thus we have indicated how it is 
possible to obtain increased storage efficiency 
with added machine flexibility. As the machines 
internal control is closely interwoven with the 
matrix addressing, a small number of control bits 
could be added to the g a p p i n g .RAMs.
These bits would for instance indicate the last 
element in a matrix, thus signifying the end of 
a machine iteration when it was reached.'
It can be seen from the matrix addressing techniques 
that the M.D.D.A. suggested is closer to a stored
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program machine than a conventional scalar D.D.A.
It is suggested that the way to implement the 
addressing and storage technique mentioned in an 
M.D.D.A. structure is to use bipolar R.A.M. to 
store the matrix elements and to use n channel 
static M.0.S. R.A.M/s for mapping purposes.
The access time for the M.O.S. R.AMs is much longer
/
than of the bipolar R.A.M.s, however this is 
immaterial for the following reason if the output 
of the M.O.S. R.A.M. is staticised.
As the mapping R.A.M. outputs are staticised the 
address inputs can be changed at the same time as 
the element arithmetic operations are occuring.
This technique is known as pipelining and is such 
that during the mth arithmetic operation, the ■ 
mapping R.A.M. is receiving the m+lth address.
Thus the access time of the mapping R.A.M. can be 
of the same order as the propagation delay through 
the computing elements arithmetic logic.
Based on previous work in this chapter it is 
suggested that 2 5 6  word memories be used to hold 
the elements of the matrices and that a 4096 word 
memory is used for mapping purposes.
The size of the mapping memory is such that a 
1 6  x 1 6  matrix can be multiplied by another, with 
the necessary number of addresses.
It is also necessary,for the full flexibility of 
the methods suggested to be obtained, to use an 
mapping R.A.M. word length of nine bits, so that 
a twenty two bit word by 4096 memory is required.
See figure 9*1.
Data Transfer
In the current machine ternary *' is used for
. ,  \
the A_z increments WJfclk. -> a separate data transfer 
phase during -which the contents of the memory 
are transferred to the input memory of the sub­
sequent M.D.D.A. element.
There is a much beuter way than the above, of implemen 
data transfer in an M.D.D.A. structure, which 
involves very little in the way of extra hardware.
It is suggested that the separate phase for data 
transfer be abandoned along with the &Z_ memory.
Instead a programming technique known as double 
buffering should be used for data transfers. Each 
M.D.D.A. element would have two input buffers whose 
inputs and outputs are multiplexed together. • One
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buffer would be used by the element for current 212 
arithmetic computations while the other would be 
used by the previous inline integrator for output.
At the end of each machine iteration the buffers 
would exchanged by using multiplexers connected 
to their inputs and outputs.
This would incur very little in the way of extra 
propagation delays and the effective data trans­
fer phase lasts a few nano seconds while the switch 
over takes place. In the current implementation 
the data transfer phase lasts sixteen clock cycles.
The other improvement required is to reduce the 
round— off error by increasing the number of bits 
in. the M.D.D.A. element output increments.
This is necessary to obtain any real benefits from 
using a higher order integration algorithm as with 
the current integration algorithm the round— off 
errors dominate.
One of the normal reasons in a scalar D.D.A. for 
not using a large number of bits for data transfer 
is the cost and complexity of the interconnection 
logic. However in the case of an M.D.D.A. of a 
given computing power there are fewer computing 
elements to be interconnected than in the equiva­
lent scalar D.D.A.
looting also that .> to compute an output
increment requires a minimum of two machine cycles. 
This means that for an overhead of one extra cycle 
per iteration the increment can be loaded in two 
parts into the appropriate input memory, thus hal­
ving the number of wires per computing element for 
a given word length. This can be achieved by 
using registers with tristate outputs for holding 
the word.
9.7 'Integration Algorithm
The current M.D.D.A. uses a trapezoidal integration
algorithm with a truncation error which is propor- 
3
tionai to h /12.
An improved M.D.D.A. would use a higher order 
integration algorithm such as the 3/3 ths integra­
tion algorithm which is as follows
b=X r
n+ 3
a=X J 
n ^
X .dx = Ih (X +3X +3X +X ,) (331)
n o n  n+1 n+2 n+3
The above can be written in a difference form 
which is given below
b=Xn,3 
a=Xn .
Xn.dx= f h(8Xn+7V X n+1+W W V X n+3) (332)
It should be noted that the above algorithm extends 
over three samples of the integrand and therefore 
if the algorithm is applied to every sample x n will
produce a value for the integral which is three 
times its true value.
Also it should be noted that the formula as it 
is written requires knowledge of future samples, 
as this is not possible the algorithm has to be 
used in a corrector form 'which is as follows
f '
Xn.dt = § (8x.n+7AXn_2+4AXn_1+AJCn) (333)
J
J
r
Xndt = h(Kn + 7 A X n_2 + AX n_1 +Axn) (334)
8
Thus the integral at any given instant will be 
slightly in error.
The algorithm rgu/n'tte/i a.^  <x D*DpA_ tnba^ fubo/i ^
- 1 algorithm which integrates with respect
to time is as follows
xn = x n - i + A * n (335)
Dzn+an = V l +(Xn + U xn-2 + A £  n-1 4 * n) (336)
2 8
Now consider the case of the M.D.D.A. which is 
equipped with an input multiplier, the above 
equations become
A X = A s + (A+AA)Ax +AA x (337)— — n — -------n —  n
M n +Rn=Rn-l + ( ^ n+ ^ 4 M n_2+ \ Mx,,_y ^  (338)
In the case of an M.D.D.A. computing element using 
the given algorithm by inhibiting the various data 
paths it is possible to perform multiplication,.scaled
At a first glance the algorithm appears to require 
multipliers not only for computing K Xn but for 
computing of the individual terms of the integra­
tion formula. However upon closer inspection it 
can be seen that the multiplications required by 
the integration formula can be performed in two 
cases by simple shifts while the third can be 
performed by a shift and a subtraction eg
Because x n , r n, a x  , and ■_ are stable n-1 3 n-1' n-13 n-2
a long time before a x  and the critical timing
path is between x and r . This path can ben n
minimised by using cascaded adders as shown in 
figure 9.2.
It is also possible because of the above to use
slower memories to store x, r , x _ o.ni x _ than
i n-1 n-2
the coefficients of A.
It has been shown by McGee and Nilsen that for 
solution of the harmonic equation, for any inte­
gration algorithm of higher order than Euler, that 
the roundoff errors dominate.
7 AX n-2 =&xn-2 (339)d
They have also shown that the optimum number of 
dZ bits for a trapezoidal type integration algorithm 
is half the number in the Y register.
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Figure 9*2
As the truncation error for the proposed inte­
gration algorithm is two orders of magnitude 
smaller than for the above algorithms it is neces­
sary to reduce the roundoff error even further by 
either increasing the number of bits in the dZ 
word or using roundoff error.
Conelusion
An M.D.D.A. has been constructed using a readily 
available integrated circuit logic family.
The M.D.D.A. structure used consists of a number 
of special computing elements eg, integrators and 
multipliers, connected to a data bus and a display 
bus.
The elements can be patched together for problem 
solving using a simple patch board.
It has been demonstrated that the M.D.D.A. struc­
ture used can be made to provide the solutions to 
Linear Differential Equations. The sources of 
error in the solutions obtained using the M.D.D.A. 
have been considered and the means of reducing 
them have been suggested.
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